ISL6425ERZ Intersil, ISL6425ERZ Datasheet
ISL6425ERZ
Specifications of ISL6425ERZ
Available stocks
Related parts for ISL6425ERZ
ISL6425ERZ Summary of contents
Page 1
... Ld 5x5 QFN Tape and Reel ISL6425ERZ - 5x5 QFN (Note) (Pb-free) ISL6425ERZ 5x5 QFN Tape and Reel (Note) (Pb-free) NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinout SEL18V BYPASS 2 ISL6425 ISL6425 (32 LEAD 5x5 QFN) TOP VIEW PGND SGND PGND 7 GATE ...
Page 3
Typical Application Schematic VIN 56uF 33uH FDS6612A 100 0.1 C2 100pF 4.7uH 1 C4 C13 ...
Page 4
Block Diagram OVERCURRENT COUNTER PROTECTION LOGIC SCHEME 1 PWM LOGIC GATE PGND E PAD ILIM CS AMP CS ∑ 11 COMPENSATION COMP VSW 14 VOUT 20 ON CHIP VCC 28 LINEAR UVLO SGND POR ...
Page 5
Absolute Maximum Ratings Supply Voltage 8.0V to 18.0V CC Logic Input Voltage Range ...
Page 6
Electrical Specifications V = 12V ENT = L, DCL = L, DSQIN = L, I access to the system. (Continued) PARAMETER LINEAR REGULATOR Drop-Out Voltage DSQIN, SEL18V INPUT PINs (Note 6) Asserted Low Asserted HIGH Input Current CURRENT ...
Page 7
Functional Pin Description SYMBOL SDA Bidirectional data from/to I SCL Clock from I VSW Input of the linear post-regulator. PGND Dedicated ground for the output gate driver of the PWM. CS Current sense input; connect Rsc at this pin for ...
Page 8
Output Timing The programmed output voltage rise and fall times can be set by an external capacitor. The output rise and fall times will be approximately 3400 times the TCAP value. For the recommended range of 0.47µF to 2.2µF, the ...
Page 9
SDA SCL S START CONDITION FIGURE 2. START AND STOP WAVEFORMS Byte Format Every byte put on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has ...
Page 10
TABLE 5. SYSTEM REGISTER (SR1 AND SR2) CONFIGURATION SR1 DCL ISEL1 ENT1 LLC1 ...
Page 11
Once Vcc rises above the UVLO level, the POWER OK 2 signal given to the I C interface block will be HIGH, the I interface becomes operative and the SR can be configured by the main microprocessor. About 400mV of ...
Page 12
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...