LTC3868IUH#TRPBF Linear Technology, LTC3868IUH#TRPBF Datasheet - Page 25

• Manufacturer Part Number: LTC3868IUH#TRPBF
• Description: IC CTRLR STP-DN SYNC DUAL 32QFN
• Manufacturer: Linear Technology
• Series: PolyPhase®r
• Type: Step-Down (Buck)r

Specifications of LTC3868IUH#TRPBF

• Internal Switch(s): No
• Synchronous Rectifier: Yes
• Number Of Outputs: 2
• Voltage - Output: 0.8 ~ 14 V
• Frequency - Switching: 50kHz ~ 900kHz
• Voltage - Input: 4 ~ 24 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 32-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output: -
• Power - Output: -

4. Transition losses apply only to the topside MOSFET(s),
Checking Transient Response
The regulator loop response can be checked by looking at
the load current transient response. Switching regulators
take several cycles to respond to a step in DC (resistive)
load current. When a load step occurs, V
amount equal to ∆I
series resistance of C
discharge C
forces the regulator to adapt to the current change and
return V
time V
ringing, which would indicate a stability problem. OPTI-
LOOP compensation allows the transient response to be
optimized over a wide range of output capacitance and
ESR values. The availability of the I
optimization of control loop behavior, but it also provides
a DC coupled and AC fi ltered closed-loop response test
point. The DC step, rise time and settling at this test
point truly refl ects the closed-loop response. Assuming
a predominantly second order system, phase margin and/
or damping factor can be estimated using the percentage
of overshoot seen at this pin. The bandwidth can also
APPLICATIONS INFORMATION
and become signifi cant only when operating at high
input voltages (typically 15V or greater). Transition
losses can be estimated from:
Other hidden losses such as copper trace and internal
battery resistances can account for an additional 5%
to 10% effi ciency degradation in portable systems. It
is very important to include these system level losses
during the design phase. The internal battery and fuse
resistance losses can be minimized by making sure that
C
the switching frequency. A 25W supply will typically
require a minimum of 20μF to 40μF of capacitance
having a maximum of 20mΩ to 50mΩ of ESR. The
LTC3868 2-phase architecture typically halves this input
capacitance requirement over competing solutions.
Other losses including Schottky conduction losses
during dead-time and inductor core losses generally
account for less than 2% total additional loss.
IN
Transition Loss = (1.7) • V
has adequate charge storage and very low ESR at
OUT
OUT
can be monitored for excessive overshoot or
OUT
to its steady-state value. During this recovery
generating the feedback error signal that
LOAD
OUT
(ESR), where ESR is the effective
. ∆I
LOAD
IN
also begins to charge or
• 2 • I
TH
pin not only allows
O(MAX)
OUT
shifts by an
• C
RSS
• f
be estimated by examining the rise time at the pin. The
I
provide an adequate starting point for most applications.
The I
loop compensation. The values can be modifi ed slightly
(from 0.5 to 2 times their suggested values) to optimize
transient response once the fi nal PC layout is done and
the particular output capacitor type and value have been
determined. The output capacitors need to be selected
because the various types and values determine the loop
gain and phase. An output current pulse of 20% to 80%
of full-load current having a rise time of 1μs to 10μs will
produce output voltage and I
give a sense of the overall loop stability without breaking
the feedback loop.
Placing a resistive load and a power MOSFET directly
across the output capacitor and driving the gate with an
appropriate signal generator is a practical way to produce
a realistic load step condition. The initial output voltage
step resulting from the step change in output current may
not be within the bandwidth of the feedback loop, so this
signal cannot be used to determine phase margin. This
is why it is better to look at the I
the feedback loop and is the fi ltered and compensated
control loop response.
The gain of the loop will be increased by increasing R
and the bandwidth of the loop will be increased by de-
creasing C
is decreased, the zero frequency will be kept the same,
thereby keeping the phase shift the same in the most
critical frequency range of the feedback loop. The output
voltage settling behavior is related to the stability of the
closed-loop system and will demonstrate the actual overall
supply performance.
A second, more severe transient is caused by switching
in loads with large (>1μF) supply bypass capacitors. The
discharged bypass capacitors are effectively put in parallel
with C
alter its delivery of current quickly enough to prevent this
sudden step change in output voltage if the load switch
resistance is low and it is driven quickly. If the ratio of
TH
external components shown in Figure 12 circuit will
TH
OUT
series R
, causing a rapid drop in V
C
. If R
C
C
-C
is increased by the same factor that C
C
fi lter sets the dominant pole-zero
TH
TH
pin waveforms that will
pin signal which is in
OUT
. No regulator can
LTC3868
25
3868fd
C
C