EVAL6206N STMicroelectronics, EVAL6206N Datasheet - Page 20
![EVAL BOARD FOR L6206N DIP](/photos/9/8/90881/eval6206n_sml.jpg)
EVAL6206N
Manufacturer Part Number
EVAL6206N
Description
EVAL BOARD FOR L6206N DIP
Manufacturer
STMicroelectronics
Specifications of EVAL6206N
Mfg Application Notes
PractiSPIN AppNote
Design Resources
EVAL6206N/6206N Gerber Files EVAL6206N Schematic/Bill of Materials
Main Purpose
Power Management, H Bridge Driver (Internal FET)
Embedded
No
Utilized Ic / Part
L6205N DIP
Primary Attributes
Dual Full-Bridge (H-Bridge), 2.8A (5.6A Peak). 8 ~ 52 V, 0.3 Ohm
Secondary Attributes
Non-Inverting, Can be Paralleled
Architecture
Analog
Applications
Motor Control
Processor To Be Evaluated
L6206
For Use With
497-4138 - EVALUATION BOARD PRACTISPIN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-5487
Interfaces and connectors
20/39
Figure 7.
Jumper JP2 connects the ST72F651 reset pin to a reset signal coming from the PLM board.
This is used to reset the MCU after a Power Line Modem reset event.
Setting:
●
●
Jumper JP3 selects the DAC voltage reference for the C-D output pair.
digital-to-analog converter (DAC)
Setting:
●
●
Jumpers JP4 and JP5 disconnect LED DL3 and DL4 loads from the MCU for use with In
Circuit Communication.
Open = MCU reset not connected to PLM reset
Closed = MCU reset connected to PLM reset
1-2 = Reference from VDD
2-3 = Reference from AB output
Industrial Communication Board jumpers and switches on PCB
describes JP3 use.
Section 4: 10-bit
UM0240