LM8322EVALKIT National Semiconductor, LM8322EVALKIT Datasheet

no-image

LM8322EVALKIT

Manufacturer Part Number
LM8322EVALKIT
Description
BOARD EVALUATION LM8322
Manufacturer
National Semiconductor
Datasheet

Specifications of LM8322EVALKIT

Main Purpose
Interface, Special Purpose
Embedded
No
Utilized Ic / Part
LM8322
Primary Attributes
Mobile I/O Companion with Key-Scan, I/O Expansion, PWM, Access.bus Host
Secondary Attributes
Board has MCU for USB to PC GUI
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
© 2007 National Semiconductor Corporation
LM8322
Mobile I/O Companion Supporting Key-Scan, I/O
Expansion, PWM, and ACCESS.bus Host Interface
1.0 General Description
The LM8322 Mobile I/O Companion is a dedicated device to
unburden a host processor from scanning a matrix-addressed
keypad. In addition, the LM8322 provides general-purpose
I/O expansion, and PWM outputs useful for dynamic LED
brightness modulation.
It communicates with the host through an I
ACCESS.bus interface. An interrupt output is available for
signaling key-press and key-release events. Communication
frequencies up to 400 kHz (Fast-mode) bus speed are sup-
ported. The LM8322 supports a predefined set of commands.
These commands enable a host device to keep control over
all functions.
2.0 Features
Key Features
4.0 Block Diagram
Supports keypad matrices of up to 8 × 12 keys plus 8
special-function (SF) keys for a total of 104 keys. SF keys
pull keypad scan inputs directly to ground, rather than
connecting to a keypad scan output.
Supports I
mode up to 400 kHz (Fast-mode).
2
C-compatible ACCESS.bus interface in slave
300136
2
C-compatible
3.0 Applications
Three host-programmable PWM outputs useful for smooth
LED brightness modulation.
Supports general-purpose I/O expansion on pins not
otherwise used for keypad interface.
Key-scan event storage in a FIFO buffer for up to 15
events.
Key events, errors, and dedicated hardware interrupts
request host service by asserting the IRQ output.
The correct reception of a command may be assumed, if
no error is reported from the LM8322 after receiving a
command.
Wake-up from Halt mode on any matrix key-scan event,
any use of the SF keys, or any activity on the ACCESS.bus
interface.
Mobile phones
Personal Digital Assistants (PDAs)
Smart handheld devices
Personal media players
30013620
www.national.com
May 2007

Related parts for LM8322EVALKIT

LM8322EVALKIT Summary of contents

Page 1

... Supports I 2 C-compatible ACCESS.bus interface in slave mode up to 400 kHz (Fast-mode). 4.0 Block Diagram © 2007 National Semiconductor Corporation ■ Three host-programmable PWM outputs useful for smooth LED brightness modulation. ■ Supports general-purpose I/O expansion on pins not otherwise used for keypad interface. ...

Page 2

Ordering Information NSID Spec. LM8322JGR8 NOPB LM8322JGR8X NOPB NOPB = No PB (No Lead) 6.0 Pin Assignments www.national.com No. of Pins Package Type 36 Micro-Array 36 Micro-Array Top View 36–Pin MICRO-ARRAY Package See NS Package Number GRA36A 2 Temperature ...

Page 3

General Description ......................................................................................................................... 1 2.0 Features ........................................................................................................................................ 1 3.0 Applications .................................................................................................................................... 1 4.0 Block Diagram ................................................................................................................................ 1 5.0 Ordering Information ........................................................................................................................ 2 6.0 Pin Assignments ............................................................................................................................. 2 7.0 Signal Descriptions .......................................................................................................................... 5 7.1 TERMINATION OF UNUSED SIGNALS ........................................................................................... 6 ...

Page 4

WRITE_PULL_DOWN COMMAND .............................................................................................. 31 17.6 WRITE_PORT_SEL COMMAND ................................................................................................. 31 17.7 WRITE_PORT_STATE COMMAND ............................................................................................. 32 17.8 READ_PORT_SEL COMMAND ................................................................................................... 32 17.9 READ_PORT_STATE COMMAND .............................................................................................. 33 17.10 READ_FIFO COMMAND .......................................................................................................... 33 17.11 RPT_READ_FIFO COMMAND .................................................................................................. 33 17.12 SET_ACTIVE COMMAND ......................................................................................................... 34 ...

Page 5

Signal Descriptions Pin Function A6 KP-X0 A5 KP-X1 F1 KP-X2 KP-X3 F2 GPIO_13 KP-X4 A2 GPIO_12 KP-X5 B3 GPIO_11 KP-X6 A3 GPIO_10 KP-X7 B4 GPIO_09 C6 KP_Y0 C5 KP-Y1 B6 KP-Y2 KP-Y3 B5 GPIO_08 KP-Y4 B2 GPIO_07 KP-Y5 A1 ...

Page 6

Pin Function CONFIG_1 D6 GPIO_14 D1 XTAL_OUT SLOWCLK D2 XTAL_IN F3 IRQ C1 RESET A4 C3, C4, GND D3, D4 7.1 TERMINATION OF UNUSED SIGNALS Signal Connect to V RESET Connect to V CONFIG_1 by the level ...

Page 7

Application Example 8.1 FEATURES The application example shown in Figure 1 supports the fol- lowing features: • standard keys. • 8 special function keys (SF keys) with wake-up capability by forcing a WAKE_INx pin to ground. ...

Page 8

Clocks • System Clock (mclk) — The system clock is in the range of about 21 MHz (± 7%) typical. This clock is used to drive the compatible serial ACCESS bus and is the input clock ...

Page 9

CLOCK CONFIGURATION Table 2 shows the clock configurations available by loading the clock configuration register with the WRITE_CLOCK com SLOWCLKOUT Bit Value 0 SLOWCLKOUT 1 0 SLOWCLKEN RCPWM 10 11 The SLOWCLKOUT signal ...

Page 10

Reset The LM8322 may be reset by either an external reset, RE- SET command internally generated power-on reset (POR) signal. The RESET input must not be allowed to float. If the external RESET input is not used, ...

Page 11

DEVICE CONFIGURATION AFTER RESET After the LM8322 has completed its reset initialization, it will have the following internal configuration: • PWM Clock — the PWM clock source is the on-chip clock divided by 64. This remains in effect until ...

Page 12

After sending the WRITE_CFG command, the host must send a series of commands to configure the LM8322, as shown in Figure 5 (see left hand side). This Flow - diagram illustrates also the basic host communi- cation steps which the ...

Page 13

INITIALIZATION EXAMPLE In the following example, the LM8322 is configured as: • Keypad matrix configuration is 8 × 4. • GPIO_03 through GPIO_07 are available to use as GPIO pins. • GPIO_03 is an output driven low. • GPIO_4 ...

Page 14

Keypad Interface 12.1 EVENT CODE ASSIGNMENT After power-on reset and host initialization, the LM8322 starts scanning the keypad. It stays active for a default time of about 500 ms after the last key is released, after which it enters ...

Page 15

During a scan cycle, only one KP-Yx output pin will be driven low at any time, while the others are driven high or undriven. At the time scale used in Figure 8, the low phase of a KP-Yx output during ...

Page 16

In the example above, three keys (Up, Down, and Select) are connected as SF keys (connected directly to ground). Al- though they could have shared the KP-Xx inputs used with the scanned keys, the advantage of placing them on their ...

Page 17

The default GPIO configuration is an input with the pullup disabled. 13.1 USING THE CONFIG_X PINS FOR GPIO The CONFIG_1 and CONFIG_2 pins are available for use as GPIO pins after power-on or reset. However, stable states must ...

Page 18

PWM Output Generation Three pulse-width modulated (PWM) outputs are provided with advanced capabilities for ramp-up and ramp-down of the PWM duty cycle and execution of simple to complex com- mand sequences. These capabilities are supported by three independent script-execution ...

Page 19

The period counter is a free running 8-bit up-counter which starts counting when the script command file issues the first RAMP command. An END command stops the period counter. The duty cycle of the PWM output is controlled by the ...

Page 20

RAMP COMMAND The RAMP command generates a duty-cycle ramp starting from the current value. At each step, the ramp counter is in- cremented or decremented by one, unless it has reached its its saturation value (0xFF for increment, or ...

Page 21

END COMMAND The END command terminates script execution and asserts an interrupt to the host if the RESET bit is set to “1” or “0”. If the END command is executed with the RESET bit set to “1” , ...

Page 22

PWM Channel 0 Script Script PWM_WRITE Command Parameter 1 Address 0x00 0x01 0x01 0x05 0x02 0x09 0x03 0x0D 0x04 0x11 0x05 0x15 0x06 0x19 0x07 0x1D 14.10.2 PWM Channel 1 Script Script PWM_WRITE Command Parameter 1 Address 0x00 0x02 ...

Page 23

SELECTABLE SCRIPT EXAMPLE Multiple scripts can be placed in a single buffer. The script which is executed is selected by the address in the parameter to the PWM_START command (0x96). Script PWM_WRITE PWM_WRITE Command Parameter 1 Parameter 2 Address ...

Page 24

Digital Multiplexers Two 2:1 multiplexers are provided for host-controlled digital switching. Setting the MUX1EN or MUX2EN bits with the WRITE_CFG command enables the corresponding multi- plexer and its input and output signals, which overrides any other functions which may ...

Page 25

Host Interface The two-wire ACCESS.bus interface is used to communicate with a host. The ACCESS.bus interface is fully compliant with the bus standard. The LM8322 operates as a bus slave at 400 kHz (Fast mode). All ...

Page 26

HOST READ COMMANDS Some host commands include one or more data bytes read from the LM8322. Figure 17 shows a READ_PORT_SEL command which consists of an address byte, a command byte, a second address byte, and two data bytes. ...

Page 27

INTERRUPT CODE The interrupt code is read and acknowledged with the READ_INT command (0x82). This command clears the code 7 6 PWM2END PWM1END Bit PWM2END An END script command was executed by PWM channel 2. PWM1END An END script ...

Page 28

Host Commands Function Cmd READ_ID 0x80 WRITE_CFG 0x81 READ_INT 0x82 RESET 0x83 WRITE_PULL_DO 0x84 WN WRITE_PORT_SE 0x85 L WRITE_PORT_ST 0x86 ATE READ_PORT_SEL 0x87 READ_PORT_STA 0x88 TE READ_FIFO 0x89 RPT_READ_FIFO 0x8A SET_ACTIVE 0x8B READ_ERROR 0x8C SET_DEBOUNCE 0x8F SET_KEY_SIZE 0x90 READ_KEY_SIZE ...

Page 29

Please note: The data bytes which follow the command can be reads (toward the host) or writes (toward the LM8322). In the case of the READ_FIFO and RPT_READ_FIFO com- mands, the number of data bytes is variable, with the last ...

Page 30

READ_INT COMMAND The READ_INT command consists of a command byte (0x82) from the host and a data byte from the LM8322. The data byte is the interrupt code. Reading the interrupt code acknowl- edges the interrupt (which deasserts IRQ) ...

Page 31

WRITE_PULL_DOWN COMMAND The WRITE_PORT_SEL command consists of a command byte (0x84) and two data bytes from the host. The data bytes configure the pullup/pulldown device (if enabled) for the cor ...

Page 32

WRITE_PORT_STATE COMMAND The WRITE_PORT_STATE command consists of a com- mand byte (0x86) and two data bytes from the host. For general-purpose I/O ports configured as inputs, the data bytes select whether the inputs are high-impedance (0) or Bit Value ...

Page 33

READ_PORT_STATE COMMAND The READ_PORT_STATE command consists of a command byte (0x88) from the host and two data bytes from the LM8322. The data bytes indicate the states on the corre ...

Page 34

SET_ACTIVE COMMAND The SET_ACTIVE command consists of a command byte (0x8B) and a data byte from the host. This command sets the time that the LM8322 stays active without detecting a key ...

Page 35

SET_DEBOUNCE COMMAND The SET_DEBOUNCE command consists of a command byte (0x8F) and a data byte from the host. This command sets the time that the LM8322 waits before rescanning the keypad to confirm a key-press or key-release event. The ...

Page 36

READ_CFG COMMAND The READ_CFG command consists of a command byte (0x92) from the host and a data byte from the LM8322. The Bit Value 0 MUX2EN 1 0 MUX2SEL 1 0 ...

Page 37

PWM_WRITE COMMAND The PWM_WRITE command consists of a command byte (0x95) and three data bytes from the host. The command ADDRESS ...

Page 38

... Absolute Maximum Ratings 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin Maximum Input Current Without Latchup 19.0 DC Electrical Characteristics ≤ ≤ (Temperature: -40°C T +85°C) A Data sheet specification limits are guaranteed by design, test, or statistical analysis ...

Page 39

AC Electrical Characteristics ≤ ≤ (Temperature: -40°C T +85°C) A Data sheet specification limits are guaranteed by design, test, or statistical analysis. Parameter System Clock (mclk) (Note 8) Processing and Command Execution Cycle (t (Note 8) System Clock, Processing ...

Page 40

FIGURE 19. ACB Start and Stop Condition Timing 40 30013619 ...

Page 41

Physical Dimensions inches (millimeters) unless otherwise noted Micro Array Package Order Number LM8322GGR8 NS Package Number GRA36A 41 www.national.com ...

Page 42

... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...

Related keywords