EVB9221-MINI SMSC, EVB9221-MINI Datasheet - Page 135

EVALUATION BOARD LAN9221-ABZJ

EVB9221-MINI

Manufacturer Part Number
EVB9221-MINI
Description
EVALUATION BOARD LAN9221-ABZJ
Manufacturer
SMSC
Datasheet

Specifications of EVB9221-MINI

Main Purpose
Interface, Ethernet Controller (PHY and MAC)
Embedded
No
Utilized Ic / Part
LAN9221
Primary Attributes
1 Port, 100BASE-TX/10BASE-T
Secondary Attributes
16-Bit, HP Auto-MDIX, Full and Half Duplex Support, 32-Bit CRC
Processor To Be Evaluated
LAN9221
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1074
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Datasheet
SMSC LAN9221/LAN9221i
6.7
SYMBOL
t
cycle
t
t
t
t
t
t
csh
asu
dsu
csl
ah
dh
nCS, nWR
Data Bus
A[7:1]
PIO writes are used for all LAN9221/LAN9221i write cycles. PIO writes can be performed using Chip
Select (nCS) or Write Enable (nWR). Either or both of these control signals must go high between
cycles for the period specified.
Note: The “Data Bus” width is 16 bits.
Note: A PIO Write cycle begins when both nCS and nWR are asserted. The cycle ends when either
PIO Writes
DESCRIPTION
Write Cycle Time
nCS, nWR Deassertion Time
Address Setup to nCS, nWR Assertion
Address Hold Time
Data Setup to nCS, nWR Deassertion
Data Hold Time
nCS, nWR Assertion Time
or both nCS and nWR are deasserted. They may be asserted and deasserted in any order.
Figure 6.6 PIO Write Cycle Timing
Table 6.7 PIO Write Cycle Timing
DATASHEET
135
MIN
45
32
13
0
7
0
0
TYP
MAX
Revision 2.7 (03-15-10)
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for EVB9221-MINI