CDB4392 Cirrus Logic Inc, CDB4392 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CDB4392
Manufacturer Part Number
CDB4392
Description
EVALUATION BOARD FOR CS4392
Manufacturer
Cirrus Logic Inc
Specifications of CDB4392
Number Of Dac's
2
Number Of Bits
24
Outputs And Type
2, Differential
Sampling Rate (per Second)
192k
Data Interface
Serial
Dac Type
Voltage
Voltage Supply Source
Analog and Digital
Operating Temperature
-10°C ~ 70°C
Utilized Ic / Part
CS4392
Description/function
Audio D/A
Operating Supply Voltage
5 V
Product
Audio Modules
For Use With/related Products
CS4392
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
3.9
In stand-alone mode, DSD operation is selected by holding DSD_EN(LRCK) high and applying the DSD
data and clocks to the appropriate pins. The M2:0 pins set the expected DSD rate and MCLK ratio.
In control-port mode the FM bits set the device into DSD mode (DSD_EN pin is not required to be held
high). The DIF register then controls the expected DSD rate and MCLK ratio.
3.10 Mute Control
The Mute Control pins go high during power-up initialization, reset, or if the Master Clock to Left Right
Clock ratio is incorrect. These pins will also go high following the reception of 8192 consecutive audio
samples of static 0 or -1 on both the left and right channels. A single sample of non-zero data on either
channel will cause the Mute Control pins to go low. These pins are intended to be used as control for an
external mute circuit in order to add off-chip mute capability.
minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system de-
signer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute cir-
cuit. See the CDB4392 data sheet for a suggested mute circuit.
DS459PP3
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute
DSD_Mode
1
1
1
1
1
1
1
1
Using DSD mode
M2
0
0
0
0
1
1
1
1
M1
Table 7. Direct Stream Digital (DSD), Stand-Alone Mode Options
0
0
1
1
0
0
1
1
M0
0
1
0
1
0
1
0
1
64x oversampled DSD data with a 4x MCLK to DSD data rate
64x oversampled DSD data with a 6x MCLK to DSD data rate
64x oversampled DSD data with a 8x MCLK to DSD data rate
64x oversampled DSD data with a 12x MCLK to DSD data rate
128x oversampled DSD data with a 2x MCLK to DSD data rate
128x oversampled DSD data with a 3x MCLK to DSD data rate
128x oversampled DSD data with a 4x MCLK to DSD data rate
128x oversampled DSD data with a 6x MCLK to DSD data rate
DESCRIPTION
CS4392
13