C8051F206DK Silicon Laboratories Inc, C8051F206DK Datasheet - Page 80

• Manufacturer Part Number: C8051F206DK
• Description: DEV KIT FOR C8051F206
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F206DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F206
• Interface Type: USB
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: Silicon Laboratories C8051F206
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1237

C8051F2xx
80
Bit7:
Bit6:
Bit5:
Bit4:
Bit3:
Bit2:
Bit1:
Bit0:
EXVLD
R/W
Bit7
EXVLD: Enable External Clock Source Valid (XTLVLD) Interrupt.
This bit sets the masking of the XTLVLD interrupt.
0: Disable all XTLVLD interrupts.
1: Enable interrupt requests generated by the XTLVLD flag (OSCXCN.7)
Reserved. Must write 0. Reads 0.
ESCI3: Enable Software Controlled Interrupt 3.
This bit sets the masking of Software Controlled Interrupt 3.
0: Disable Software Controlled Interrupt 3.
1: Enable interrupt requests generated setting the Software Controlled Interrupt Bit 3.
ESCI2: Enable Software Controlled Interrupt 2.
This bit sets the masking of Software Controlled Interrupt 2.
0: Disable Software Controlled Interrupt 2.
1: Enable interrupt requests generated setting the Software Controlled Interrupt Bit 2.
ESCI1: Enable Software Controlled Interrupt 1.
This bit sets the masking of Software Controlled Interrupt 1.
0: Disable Software Controlled Interrupt 1.
1: Enable interrupt requests generated setting the Software Controlled Interrupt Bit 1.
ESCI0: Enable Software Controlled Interrupt 0.
This bit sets the masking of Software Controlled Interrupt 0.
0: Disable Software Controlled Interrupt 0.
1: Enable interrupt requests generated setting the Software Controlled Interrupt Bit 0.
EADC0: Enable ADC0 End of Conversion Interrupt.
This bit sets the masking of the ADC0 End of Conversion Interrupt.
0: Disable ADC0 Conversion Interrupt.
1: Enable interrupt requests generated by the ADC0 Conversion Interrupt.
Reserved. Read = 0, Write = don't care.
R/W
Bit6
-
SFR Definition 9.11. EIE2: Extended Interrupt Enable 2
ESCI3
R/W
Bit5
ESCI2
R/W
Bit4
ESCI1
Rev. 1.6
R/W
Bit3
ESCI0
R/W
Bit2
EADC0
R/W
Bit1
R/W
Bit0
-
SFR Address:
Reset Value
00000000
0xE7