HW-SPAR3E-SK-US-G Xilinx Inc, HW-SPAR3E-SK-US-G Datasheet - Page 59

no-image

HW-SPAR3E-SK-US-G

Manufacturer Part Number
HW-SPAR3E-SK-US-G
Description
KIT STARTER SPARTAN-3E
Manufacturer
Xilinx Inc
Datasheets

Specifications of HW-SPAR3E-SK-US-G

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1507
UCF Location Constraints
Related Resources
Spartan-3E FPGA Starter Kit Board User Guide
UG230 (v1.2) January 20, 2011
R
Figure 6-4
assignment, the I/O standard used, the output slew rate, and the output drive current.
VESA
http://www.vesa.org
VGA timing information
http://www.epanorama.net/documents/pc/vga_timing.html
NET
NET
NET
NET
NET
"VGA_VSYNC"
"VGA_RED"
"VGA_GREEN"
"VGA_BLUE"
"VGA_HSYNC"
provides the UCF constraints for the VGA display port, including the I/O pin
Figure 6-4: UCF Constraints for VGA Display Port
LOC
LOC
LOC
LOC
LOC
www.xilinx.com
= "H14" |
= "H15" |
= "G15" |
= "F15" |
= "F14" |
IOSTANDARD
IOSTANDARD
IOSTANDARD
IOSTANDARD
IOSTANDARD
= LVTTL |
= LVTTL |
= LVTTL |
= LVTTL |
= LVTTL |
DRIVE
DRIVE
DRIVE
DRIVE
DRIVE
UCF Location Constraints
= 8 |
= 8 |
= 8 |
= 8 |
= 8 |
SLEW
SLEW
SLEW
SLEW
SLEW
= FAST ;
= FAST ;
= FAST ;
= FAST ;
= FAST ;
59

Related parts for HW-SPAR3E-SK-US-G