CA3318CE Intersil, CA3318CE Datasheet - Page 3

no-image

CA3318CE

Manufacturer Part Number
CA3318CE
Description
8 BIT "FLASH" A/D
Manufacturer
Intersil
Datasheet

Specifications of CA3318CE

Rohs Status
RoHS non-compliant
Other names
CA3318
Absolute Maximum Ratings
DC Supply Voltage Range (V
Input Voltage Range
Output Voltage Range, . . . . . . . . . . . . . . . V
DC Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20mA
Operating Conditions
Operating Voltage Range (V
Recommended V
Recommended V
Operating Temperature Range (T
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
Electrical Specifications
SYSTEM PERFORMANCE
Resolution
Integral Linearity Error
Differential Linearity Error
Offset Error, Unadjusted
Gain Error Unadjusted
DYNAMIC CHARACTERISTICS
Maximum Input Bandwidth
Maximum Conversion Speed
Signal to Noise Ratio (SNR)
Signal to Noise Ratio (SINAD)
Total Harmonic Distortion, THD
Effective Number of Bits (ENOB)
Differential Gain Error
Differential Phase Error
ANALOG INPUTS
Full Scale Range, V
Input Capacitance, V
Input Current, V
REFERENCE INPUTS
Ladder Impedance
1. θ
(Referenced to V
CE2 and CE1 . . . . . . . . . . . . . . . . . . . . V
Clock, Phase, V
Clock, Phase, V
V
Bits 1-8, Overflow (Outputs Off)
Clock, Phase, CE1, CE2, V
=
=
IN
RMSSignal
--------------------------------
----------------------------------------------------------- -
RMSNoise+Distortion
RMSNoise
JA
,
3
/
is measured with the component mounted on an evaluation PC board in free air.
4
RMSSignal
REF, V
IN
AA
AA
REF
PARAMETER
REF
REF
SS
, (See Text)
+ Operating Range. . . . . . . . . . . . . . . V
- Operating Range . . . . . . . . . . . . . . . V
IN
or V
IN
+ . . . . . . . . . . . . . .V
-,
-,
and (V
1
1
AA
/
/
2
4
- Terminal, Whichever is More Negative)
Ref . . . . . . . V
Ref . . . . . . . . V
DD
DD
IN
REF
, Bits 1-8, Overflow
or V
or V
A
+) - (V
). . . . . . . . . . . . . . -40
At 25
All Reference Points Adjusted, Unless Otherwise Specified
AA
AA
+) . . 4V (Min) to 7.5V (Max)
+) . . . . . . . . . . -0.5V to +8V
o
REF
C, V
AA
AA
AA
SS
SS
- -0.5V to V
-)
- -0.5V to V
- -0.5V to V
- -0.5V to V
AA
- 0.5V to V
+ = V
V
V
(Note 1) CA3318
CLK = Square Wave
f
f
f
f
f
f
f
f
Unadjusted
Unadjusted
Notes 2, 4
V
S
S
S
S
S
S
S
S
IN
IN
IN
DD
= 15MHz, f
= 15MHz, f
= 15MHz, f
= 15MHz, f
= 15MHz, f
= 15MHz, f
= 15MHz, f
= 15MHz, f
= V
= V
= 5V, V
AA
o
AA
DD
DD
DD
C to 85
= 5V, V
+ + 0.5V
TEST CONDITIONS
REF
REF
- + 7.5V
DD
SS
+ 0.5V
+ 0.5V
+ 0.5V
CA3318
REF
±1V
±1V
- +
+ -
o
REF
IN
IN
IN
IN
IN
IN
IN
IN
C
1
1
+ = 5V
/
/
= 100kHz
= 4MHz
= 100kHz
= 4MHz
= 100kHz
= 4MHz
= 100kHz
= 4MHz
2
2
3
+ = 6.4V, V
LSB
LSB
Thermal Information
Thermal Resistance (Typical, Note 1)
Maximum Junction Temperature
Maximum Storage Temperature Range . . . . . . . . . . -65
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 265
SBDIP Package. . . . . . . . . . . . . . . . . . . .
PDIP Package . . . . . . . . . . . . . . . . . . . . .
SOIC Package. . . . . . . . . . . . . . . . . . . . .
Ceramic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
(SOIC - Lead Tips Only)
REF
- = V
AA
MIN
-0.5
-1.5
270
2.5
- = V
15
8
4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SS
, CLK = 15MHz,
TYP
500
-46
4.5
5.0
-36
7.2
5.5
17
47
43
45
35
30
0
2
1
-
-
-
-
-
θ
JA
+1, -0.8
MAX
± 1.5
800
6.4
1.5
3.5
(
7
o
-
-
-
-
-
-
-
-
-
-
-
-
-
-
C/W) θ
60
60
75
o
C to 150
JC
UNITS
MSPS
MHz
LSB
LSB
LSB
LSB
Bits
dBc
dBc
Bits
Bits
mA
dB
dB
dB
dB
pF
%
%
V
(
N/A
N/A
o
22
C/W)
o
o
o
o
C
C
C
C

Related parts for CA3318CE