PIC16F887-I/ML Microchip Technology, PIC16F887-I/ML Datasheet - Page 230

• Manufacturer Part Number: PIC16F887-I/ML
• Description: IC PIC MCU FLASH 8KX14 44QFN
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F887-I/ML

• Program Memory Type: FLASH
• Program Memory Size: 14KB (8K x 14)
• Package / Case: 44-QFN
• Mfg Application Notes: Intro to Capacitive Sensing Appl Notes Layout and Physical Design Appl Note
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 35
• Eeprom Size: 256 x 8
• Ram Size: 368 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 14x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 368 B
• Interface Type: MSSP/EUSART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 35
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 53273-916
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM164123, DM164120-3, DV164122
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 14-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT44QFN2 - SOCKET TRAN ICE 44QFN/40DIPAC164322 - MODULE SOCKET MPLAB PM3 28/44QFN444-1001 - DEMO BOARD FOR PICMICRO MCU
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC16F882/883/884/886/887
FIGURE 14-11:
DS41291F-page 228
*
External
Connector
Signals
Data I/O
Isolation devices (as required)
CLK
+5V
V
0V
PP
*
To Normal
Connections
To Normal
Connections
TYPICAL IN-CIRCUIT
SERIAL
PROGRAMMING™
CONNECTION
*
*
*
V
V
RE3/MCLR/V
RB6
RB7
PIC16F882/883/
DD
SS
884/886/887
PP
14.10 Low-Voltage (Single-Supply) ICSP
The LVP bit of the Configuration Word enables
low-voltage ICSP programming. This mode allows the
microcontroller to be programmed via ICSP using a
V
means that V
can instead be left at the normal operating voltage. In
this mode, the RB3/PGM pin is dedicated to the
programming function and ceases to be a general
purpose I/O pin. During programming, V
the MCLR pin. To enter Programming mode, V
be applied to the RB3/PGM provided the LVP bit is set.
The LVP bit defaults to on (‘1’) from the factory.
If Low-Voltage Programming mode is not used, the LVP
bit can be programmed to a ‘0’ and RB3/PGM becomes
a digital I/O pin. However, the LVP bit may only be
programmed when programming is entered with V
on MCLR. The LVP bit can only be charged when using
high voltage on MCLR.
It should be noted, that once the LVP bit is programmed
to ‘0’, only the High-Voltage Programming mode is
available and only High-Voltage Programming mode
can be used to program the device.
When using low-voltage ICSP, the part must be
supplied at 4.5V to 5.5V if a bulk erase will be executed.
This includes reprogramming of the code-protect bits
from an on state to an off state. For all other cases of
low-voltage ICSP, the part may be programmed at the
normal operating voltage. This means calibration
values, unique user IDs or user code can be
reprogrammed or added.
DD
Note 1: The High-Voltage Programming mode is
source in the operating voltage range. This only
2: While in Low-Voltage ICSP mode, the
3: When using Low-Voltage ICSP Program-
4: RB3 should not be allowed to float if LVP
5: LVP mode is enabled by default on all
Programming
always available, regardless of the state
of the LVP bit, by applying V
MCLR pin.
RB3 pin can no longer be used as a
general purpose I/O pin.
ming (LVP) and the pull-ups on PORTB
are enabled, bit 3 in the TRISB register
must be cleared to disable the pull-up on
RB3 and ensure the proper operation of
the device.
is enabled. An external pull-down device
should be used to default the device to
normal operating mode. If RB3 floats
high, the PIC16F882/883/884/886/887
device will enter Programming mode.
devices shipped from Microchip. It can be
disabled by clearing the LVP bit in the
CONFIG register.
PP
does not have to be brought to V
© 2009 Microchip Technology Inc.
DD
is applied to
IHH
DD
to the
IHH
must
but
IHH