ADAU1445YSVZ-3A-RL Analog Devices Inc, ADAU1445YSVZ-3A-RL Datasheet - Page 18

• Manufacturer Part Number: ADAU1445YSVZ-3A-RL
• Description: 175MHZ SigmaDSP,2x8 SRCs
• Manufacturer: Analog Devices Inc
• Series: SigmaDSP®r
• Type: Audio Processorr

Specifications of ADAU1445YSVZ-3A-RL

• Applications: Automotive Audio
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP
• Format: Fixed Point
• Program Memory Size: Not RequiredKB
• Operating Supply Voltage (typ): 1.8/3.3V
• Operating Temp Range: -40C to 105C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADAU1445/ADAU1446
INITIALIZATION
Power-Up Sequence
The ADAU1445/ADAU1446 have a built-in initialization period,
which allows sufficient time for the PLL to lock and the registers
to initialize their values. On a positive edge of RESET , the PLL
settings are immediately set by the PLL0, PLL1, and PLL2 pins,
and the master clock signal is blocked from the chip subsystems.
The initialization time lasts 10 ms, which is measured from the
rising edge of RESET . New values should not be written via the
control port until the initialization is complete.
Table 6 shows some typical times to boot the ADAU1445/
ADAU1446 into the operational state necessary for an application,
assuming that a 400 kHz I
and a full program, parameter set, and all registers (9 kB) are
loaded. In reality, most applications use less than this full amount,
and unused program and parameter RAM need not be initialized;
therefore, the total boot time may be shorter.
Recommended Program/Parameter Loading Procedure
When writing large amounts of data to the program or parameter
RAM in direct write mode, such as when downloading the initial
contents of the RAMs from an external memory, the processor core
should be disabled to prevent unpleasant noises from appearing
at the audio output. When small amounts of data are transmitted
during real-time operation of the DSP, such as when updating
individual parameters, the software safeload mechanism can be
used. More information is available in the Software Safeload section.
Power-Reduction Modes
Sections of the ADAU1445/ADAU1446 chips can be turned on
and off as needed to reduce power consumption. These include
the ASRCs, S/PDIF receiver and transmitter, auxiliary ADCs,
Table 6. Power-Up Time
PLL Lock Time (ms)
10
2
I
25
C clock or a 5 MHz SPI clock is used
2
C (@ 400 kHz SCL)
Approximate Boot Time; Loading Maximum Program/Parameter/Registers (ms)
2
SPI (@ 5 MHz CCLK)
Rev. A | Page 18 of 92
and DSP core. More information is available in the Master
Clock and PLL Modes and Settings section.
System Initialization Sequence
Before the IC can process audio in the DSP, the following initial-
ization sequence must be completed. (Step 5 through Step 11
can be performed in any order, as needed.)
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Write the program RAM (Address 0x2000 to Address
11. Write all other necessary control registers, such as ASRCs
12. Assert the core run bit (see the DSP Core Modes and
Power on the IC and bring it out of reset. The order of the
power supplies (DVDD, IOVDD, and AVDD) does not matter.
Wait at least 10 ms for the initialization to complete.
Enable the master clocks of all modules to be used (see the
Master Clock and PLL Modes and Settings section).
Deassert the core run bit (see the DSP Core Modes and
Settings section).
Set the serial input modes (see the Serial Input Port Modes
Registers (Address 0xE000 to Address 0xE008) section).
Set the serial output modes (see the Serial Output Port
Modes Registers (Address 0xE040 to Address 0xE049 section).
Set the routing matrix modes (see details of Address 0xE080
to Address 0xE09B in the Flexible Audio Routing Matrix
Modes section).
Set the DSP core rate select registers (see the DSP Core
Rate Select Register (Address 0xE220) section).
Write the parameter RAM (Address 0x0000 to Address
0x0FFF).
0x2FFF).
and S/PDIF (Address 0xE221 to Address 0xE24C).
Settings section).
SPI (@ 25 MHz CCLK)
0.4
Total (ms)
10.4 to 35