SI3210-BTR Silicon Laboratories Inc, SI3210-BTR Datasheet - Page 117

Telecom Line Management ICs Sgl Ch SLIC/Codec w/ DTMF Decoder

SI3210-BTR

Manufacturer Part Number
SI3210-BTR
Description
Telecom Line Management ICs Sgl Ch SLIC/Codec w/ DTMF Decoder
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of SI3210-BTR

Product
SLIC
Supply Voltage (min)
3.13 V
Supply Current
88 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Channels
1
Package / Case
TSSOP-38
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
4. Indirect Registers
Indirect registers are not directly mapped into memory but are accessible through the IDA and IAA registers. A
write to IDA followed by a write to IAA is interpreted as a write request to an indirect register. In this case, the
contents of IDA are written to indirect memory at the location referenced by IAA at the next indirect register update.
A write to IAA without first writing to IDA is interpreted as a read request from an indirect register. In this case, the
value located at IAA is written to IDA at the next indirect register update. Indirect registers are updated at a rate of
16 kHz. For pending indirect register transfers, IAS (direct Register 31) will be one until serviced. In addition, an
interrupt, IND (Register 20), can be generated upon completion of the indirect transfer.
4.1. DTMF Decoding
All values are represented in 2s-complement format.
Note: The values of all indirect registers are undefined following the reset state.
Addr. D15
10
11
12
0
1
2
3
4
5
6
7
8
9
D14
D13
D12
Table 37. DTMF Indirect Registers Summary
D11
D10
D9
ROWREL[15:0]
Rev. 1.5
PWRMIN[15:0]
COLREL[15:0]
FWDTW[15:0]
REVTW[15:0]
ROW0[15:0]
ROW1[15:0]
ROW2[15:0]
ROW3[15:0]
ROW2[15:0]
COL2[15:0]
HOTL[15:0]
COL[15:0]
D8
D7
D6
D5
Si3210/Si3211
D4
D3
D2
D1
D0
117

Related parts for SI3210-BTR