PDIUSBD12PWAA STEricsson, PDIUSBD12PWAA Datasheet - Page 34

no-image

PDIUSBD12PWAA

Manufacturer Part Number
PDIUSBD12PWAA
Description
Manufacturer
STEricsson
Datasheet

Specifications of PDIUSBD12PWAA

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Package Type
TSSOP
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
22. Figures
Fig 1.
Fig 2.
Fig 3.
Fig 4.
Fig 5.
Fig 6.
Fig 7.
Fig 8.
Fig 9.
Fig 10. Interrupt register, byte 2: bit allocation . . . . . . . . .17
Fig 11. Select Endpoint command: bit allocation . . . . . . .18
Fig 12. Read Endpoint Status: bit allocation . . . . . . . . . .18
Fig 13. Read Last Transaction Status register: bit
Fig 14. Set Endpoint Status: bit allocation . . . . . . . . . . . .21
Fig 15. Read Current Frame Number . . . . . . . . . . . . . . .22
Fig 16. Differential data-to-EOP transition skew and EOP
Fig 17. ALE timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Fig 18. Parallel interface timing (I/O and DMA) . . . . . . . .27
Fig 19. Single-cycle DMA timing . . . . . . . . . . . . . . . . . . .28
Fig 20. Burst DMA timing . . . . . . . . . . . . . . . . . . . . . . . . .28
Fig 21. DMA terminated by EOT . . . . . . . . . . . . . . . . . . .28
Fig 22. Load for D+ and D- . . . . . . . . . . . . . . . . . . . . . . .29
Fig 23. Package outline SOT361-1 (TSSOP28) . . . . . . .30
CD00222704
Product data sheet
microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
width. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . .3
Example of a parallel interface to an 80C51
Set Address/Enable command: bit allocation . . .12
Set Endpoint Enable command: bit allocation . . .13
Set Mode command, configuration byte: bit
Set Mode command, clock division factor byte: bit
Set DMA command: bit allocation . . . . . . . . . . . .15
Interrupt register, byte 1: bit allocation . . . . . . . . .17
Rev. 12 — 8 April 2010
USB peripheral controller with parallel bus
PDIUSBD12
© ST-ERICSSON 2010. All rights reserved.
34 of 36

Related parts for PDIUSBD12PWAA