PNX1311EH NXP Semiconductors, PNX1311EH Datasheet - Page 279
PNX1311EH
Manufacturer Part Number
PNX1311EH
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1311EH.pdf
(548 pages)
Specifications of PNX1311EH
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PNX1311EH
Manufacturer:
NANYA
Quantity:
5 000
- Current page: 279 of 548
- Download datasheet (6Mb)
Philips Semiconductors
20.5
The PNX1300 arbiter accepts programmable bandwidth
weights to directly control the percentage of bandwidth
allocated to each unit. In the worst case all bandwidth is
used. If not all of the bandwidth is used, then all units
eventually get their desired bandwidth (as the bus be-
comes free) regardless of the weights. However, the
weights still indirectly guarantee each unit a worst-case
latency, which is important for the real-time behavior.
There are two basic types of PNX1300 coprocessor and
peripheral units. The first type is units which have hard
real-time constraints, i.e. VO, VI, AO and AI. To ensure
multimedia functionality, these units must be able to ac-
quire the bus within a fixed amount of time in order to fill
or empty a buffer before it over- or underflows.
The second type, the CPU, PCI, ICP, VLD and DVDD
units, can absorb long latencies but performance is en-
hanced (there are fewer stall cycles or waiting cycles) if
latency is short. The bandwidth requirement is usually
known and depends on the application. It is especially
well known that ICP and VLD or DVDD have a fixed
bandwidth requirements in multimedia applications.
For the PNX1300 DSPCPU, latency is of prime impor-
tance. CPU performance reduces as average latency in-
creases. The design of the arbiter guarantees that the
DSPCPU gets all unused bus bandwidth with lowest pos-
sible latency. Optimal operation is achieved if the arbiter
is set in such a way that the DSPCPU has the best pos-
sible latency given the required latency and bandwidth of
units active in the application.
To pick programmable weights and priority raising de-
lays, the following procedure is recommended:
1. Try to keep CPU weight as high as possible through
2. Pick weights sufficient to guarantee latency to hard
3. Pick weights for remaining peripherals in order to give
4. If latency and bandwidth slack remains, increase pri-
20.5.1
In the following, ceil(X) is the least integral value greater
than or equal to X.
Latency is defined in each real-time unit chapter through
this databook. Refer to the related sections to find out the
latency requirement according to the mode and clock
speed at which the unit is operating.
This latency value has to be larger than the maximum la-
tency L
For a unit x the arbiter guarantees a latency of:
L
x
= L
the remaining steps.
real-time peripherals (see
enough bandwidth to each (see
2 above has priority, because bandwidth can be ac-
quired as the bus becomes free and because the hard
real-time units use a known amount of bandwidth.
ority raise delays in order to improve average CPU la-
tency.
x,sc
x
ARBITER PROGRAMMING
(in nanoseconds) guaranteed by the arbiter.
* (SDRAM cycle time in ns)
Latency Analysis
Section
Section
20.5.1).
20.5.2). Step
where
L
is the latency in SDRAM clock cycles.
Latency in CPU clock cycles is defined by:
L
The symbols are defined as follows:
T = 20 cycles (transaction length, assuming worst case
pattern alternating reads and writes).
E = 10 cycles (extra delay in case the first transaction
made by the CPU requires a different bank order to sat-
isfy the critical word first.
K = 19 cycles (refresh transaction length).
K
on page
C is the CPU/SDRAM ratio (i.e. 5/4, 4/3, 3/2, 2/1 or 1 as
explained in
R
register ARB_RAISE (see
R
D
allows before the request from unit x goes through.
D
needs the data) as well as the internal implementation
delays that occur in the transaction.
D
PRELIMINARY SPECIFICATION
D
D
D
D
D
D
D
D
D
D
x,sc
x,cc
d
x
x
x
x
x
VLD
AI
AO
DVDD
SPDO
ICP
CPU
VI
PCI
is the programmed refresh interval (see
= 0 for units other than VO, VI, PCI or VLD.
is derived from the arbiter settings as follows:
VO
is the priority raise delay of unit x as stored in MMIO
is the worst case number of requests that the arbiter
includes the transaction from unit x (the unit which
= (D
= ceil(L
=
=
=
=
=
=
=
=
ceil
ceil
12-6).
ceil
=
x
=
ceil
ceil
ceil
ceil
ceil
* T) + E + ceil(D
ceil
ceil
x,sc
⎛
⎝
Section 12.6.2 on page
⎛
⎝
⎛
⎝
2
-------------------------------------------------
VI
----------------------------------------------- -
⎛
⎝
⎛
⎝
⎛
⎝
⎛
⎝
2
-------------------------------------------------
⎛
⎝
VO
------------------------------------------------- -
ICP
--------------------------------------------------- -
PCI
--------------------------------------------------- -
+ + + + +
2
-------------------------------------------------
⎛
⎝
CPU
----------------------------------------------------- -
* C)
+ + + + +
⎛
⎝
weight
2
-------------------------------------------------
+ + + + +
1
2
-------------------------------------------------
1
weight
+ + + + +
+ + + + +
1
weight
VI
weight
VO
ICP
PCI
1
weight
1
1
CPU
weight
1
+
1
1
1
weight
1
L5
1
+
weight
weight
2
0
0
Section
+
+
x
1
weight
0
1
L3
weight
+
L4
* T / K
L6
0
1
0
L2
1
weight
weight
weight
1
1
weight
1
1
⎞
⎠
1
20.2).
d
⎞
⎠
1
⎞
⎠
) * K + ceil(16*R
×
12-4).
⎞
⎠
×
⎞
⎠
1
⎞
⎠
×
⎞
⎠
1
D
⎞
⎠
×
×
D
⎞
⎠
⎞
⎠
×
×
D
4
×
D
6
×
D
D
D
6
+
D
Section 12.11
+
2
D
6
+
3
5
1
+
6
+
1
6
+
+
1
+
1
+
1
1
1
Arbiter
1
1
20-5
x
/C)
Related parts for PNX1311EH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: