IPPOSPHYL2 Altera, IPPOSPHYL2 Datasheet - Page 37
IPPOSPHYL2
Manufacturer Part Number
IPPOSPHYL2
Description
Manufacturer
Altera
Datasheet
1.IPPOSPHYL2.pdf
(62 pages)
Specifications of IPPOSPHYL2
Lead Free Status / RoHS Status
Not Compliant
- Current page: 37 of 62
- Download datasheet (2Mb)
Chapter 3: Functional Description
Parameters
FIFO Buffer Settings
© November 2009 Altera Corporation
1
If a parity error is detected on a sink interface port, which has a wider data width than
its corresponding source interface port, the parity output is high on all output words
that correspond to the input word with an error (see
When a parity error is detected (as the data comes in), but the data width changes
(increases), there are two options—pass through or error.
Pass through—the word that goes out, which contains the erroneous word and a good
word, is flagged with an incorrect parity.
Error—the par signal functionality changes. It does not show parity, but goes high
only when there is an error with the word, that is, it goes high to show where the error
is.
ParErr On Error Pin
When you check this option, the err signal is created, which looks for parity errors in
the entire packet. The err signal can go high at anytime, but is valid only at the end of
the packet (in accordance with the POS-PHY specifications). A high indicates a parity
error somewhere in the packet. A parity error detected on a sink interface is signalled
by setting the err pin at the end of the affected packet on the source interface.
Table 3–3
All FIFO buffer parameters are shown in bytes.
shows the effect of the FIFO buffer settings for POS-PHY level 3 interfaces.
Preliminary
Table
POS-PHY Level 2 and 3 Compiler User Guide
3–2).
3–9
Related parts for IPPOSPHYL2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: