IPPOSPHYL2 Altera, IPPOSPHYL2 Datasheet - Page 50
IPPOSPHYL2
Manufacturer Part Number
IPPOSPHYL2
Description
Manufacturer
Altera
Datasheet
1.IPPOSPHYL2.pdf
(62 pages)
Specifications of IPPOSPHYL2
Lead Free Status / RoHS Status
Not Compliant
- Current page: 50 of 62
- Download datasheet (2Mb)
3–22
POS-PHY Level 2 Interface
POS-PHY Level 2 and 3 Compiler User Guide
1
Figure 3–16. The renb Signal Behavior
Notes to
(1) The renb signal is sampled low—another read may take place.
(2) The renb signal is sampled high—all signals must stabilize and remain unchanged on the following
(3) The renb signal was sampled high on the previous rfclk rising edge—all signals must remain
(4) The renb signal remains high—all signals must remain unchanged.
(5) The renb signal is sampled low, therefore data may change on the next rfclk rising edge.
(6) Data on rdat[31:0] and all other signals may change.
According to the POS-PHY specifications, when renb is sampled low by the PHY
device, a read is performed from the receive FIFO buffer and the rdat[31:0] signals
are updated on the following rising edge of rfclk.
The interface direction is shown as either link to PHY, or PHY to link.
For a POS-PHY level 2 link-layer MegaCore function, the following applies:
■
■
For a POS-PHY level 2 PHY-layer MegaCore function, the following applies:
■
■
‘A’ interface signals are prefixed by a_; ‘B’ interface signals are prefixed by b1_, b2_,
and so on.
Table 3–11
Link to PHY results in an output port on the MegaCore function.
PHY to link results in an input port on the MegaCore function.
Link to PHY results in an input port on the MegaCore function.
PHY to link results in an output port on the MegaCore function.
rfclk rising edge.
unchanged. The MegaCore function uses this time to sample data from rdat[31:0]. The POS-PHY
specification allows data to be sampled anytime between 3 and 6 (3, 4, 5, or 6 are all valid).
Figure
rdat[31:0]
describes the POS-PHY level 2 transmit interface.
3–16:
renb
rfclk
(1)
Preliminary
(2)
(3)
(4)
© November 2009 Altera Corporation
Chapter 3: Functional Description
(5)
(6)
Interface Signals
Related parts for IPPOSPHYL2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: