XC4VFX100-10FFG1517I Xilinx Inc, XC4VFX100-10FFG1517I Datasheet - Page 196

no-image

XC4VFX100-10FFG1517I

Manufacturer Part Number
XC4VFX100-10FFG1517I
Description
IC FPGA VIRTEX-4FX 100K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX100-10FFG1517I

Number Of Logic Elements/cells
94896
Number Of Labs/clbs
10544
Total Ram Bits
6930432
Number Of I /o
768
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
Quantity:
55
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
0
Chapter 5: Configurable Logic Blocks (CLBs)
196
Multiplexers
Shift Register Summary
Virtex-4 FPGA function generators and associated multiplexers can implement the
following:
Wide input multiplexers are implemented in one level of logic (or LUT) and by dedicated
MUXFX. These multiplexers are fully combinatorial.
Each Virtex-4 FPGA slice has one MUXF5 multiplexer and one MUXFX multiplexer. The
MUXFX multiplexer implements the MUXF6, MUXF7, or MUXF8, according to the slice
position in the CLB, as shown in
multiplexers, one MUXF7 multiplexer and one MUXF8 multiplexer. MUXFX are designed
to allow LUT combinations of up to 16 LUTs in two adjacent CLBs. Any LUT can
implement a 2:1 multiplexer. Examples of multiplexers are shown in the
Multiplexers
A shift operation requires one clock edge.
Dynamic-length read operations are asynchronous (Q output).
Static-length read operations are synchronous (Q output).
The data input has a setup-to-clock timing specification.
In a cascadable configuration, the Q15 output always contains the last bit value.
The Q15 output changes synchronously after each shift operation.
4:1 multiplexer in one slice
8:1 multiplexer in two slices
16:1 multiplexer in one CLB element (4 slices)
32:1 multiplexer in two CLB elements (8 slices - 2 adjacent CLBs)
section.
www.xilinx.com
Figure
5-13. Each CLB element has two MUXF6
UG070 (v2.6) December 1, 2008
Virtex-4 FPGA User Guide
Designing Large
R

Related parts for XC4VFX100-10FFG1517I