MPC180LMB Freescale Semiconductor, MPC180LMB Datasheet - Page 42

IC SECURITY PROCES 66MHZ 100LQFP

MPC180LMB

Manufacturer Part Number
MPC180LMB
Description
IC SECURITY PROCES 66MHZ 100LQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC180LMB

Processor Type
Security Processor
Speed
66MHz
Voltage
1.8V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC180LMB
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MPC180LMB
Manufacturer:
MOTOLOLA
Quantity:
325
Part Number:
MPC180LMB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Arc Four Execution Unit Registers
5.1.6 Message Byte Double-Word Register
The Message Byte Double-Word Register is a 3-bit write-only register and is used to hold
the number of bytes (minus one) in the last/partial sub-message. A 1 in the MSB of this
register indicates to the AFEU that this is the last sub-message. Figure 5-3 shows the
Message Byte Double-Word Register. The default number of sub-message bytes is four.
5.1.7 Message Register
The Message Register is a 32-bit write-only register that stores the sub-message to be
processed. This can either be the plaintext to be encrypted or ciphertext to be decrypted.
Writing data to this register signals the AFEU to start processing the data.
5.1.8 Cipher Register
The Cipher Register is a 32-bit read-only register that stores the processed sub-message.
This can either be the encrypted ciphertext or decrypted plaintext. Data in this register is
valid when the sub- or full message done bit is set in the status register.
5-4
1
Reset
Field
Addr
R/W
Setting the Last Sub-message bit in this register will cause the AFEU to reset and start initializing once the full
message is complete. The contents of the cipher register will hold the last processed sub-message.
Figure 5-3. Arc Four Execution Unit Message Byte Double-Word Register
0
If the key length is not divisible by four, the lower key data
registers must be filled before writing to the upper key data
registers.
If the sub-message is less than 32-bits, the unused bits in the
Cipher Register will be the same as the corresponding bits
written to the Message Register.
Freescale Semiconductor, Inc.
MPC180LMB Security Processor User’s Manual
For More Information On This Product,
Go to: www.freescale.com
0000_0000_0000_0000
NOTE:
NOTE:
0x408
W
28
sub-message
Last
29
1
# sub-message
30
bytes - 1
31

Related parts for MPC180LMB