DS3112 Maxim Integrated Products, DS3112 Datasheet - Page 112

IC MUX TEMPE T3/E3 256-BGA

DS3112

Manufacturer Part Number
DS3112
Description
IC MUX TEMPE T3/E3 256-BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3112

Controller Type
Framer, Multiplexer
Interface
Parallel/Serial
Voltage - Supply
3.135 V ~ 3.465 V
Current - Supply
150mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3112
Manufacturer:
DS
Quantity:
45
Part Number:
DS3112
Manufacturer:
THAILD
Quantity:
72
Part Number:
DS3112
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS3112+
Manufacturer:
VISHAY
Quantity:
23 212
Part Number:
DS3112+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112+W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112D1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112N+
Manufacturer:
DALLAS
Quantity:
20 000
Table 13-2. AC Characteristics—High-Speed (T3 and E3) Ports
(V
(See
HRCLK/HTCLK Clock Period
HRCLK Clock Low Time
HRCLK Clock High Time
HRPOS/HRNEG Setup Time to the
Rising Edge or Falling Edge of
HRCLK
HRPOS/HRNEG Hold Time from the
Rising Edge or Falling Edge of
HRCLK
Delay from the Rising Edge or
Falling Edge of HTCLK to Data
Valid on HTPOS/HTNEG
NOTES:
1) T3 mode.
2) E3 mode.
3) HTCLK is a buffered version of either FTCLK or HRCLK and, as such, the duty cycle of HTCLK is
4) In normal mode, HRPOS and HRNEG are sampled on the rising edge of HRCLK and HTPOS and HTNEG are
5)
Figure 13-2. High-Speed (T3 and E3) Port AC Timing Diagram
DD
determined by the source clock.
updated on the rising edge of HTCLK.
In inverted mode, HRPOS and HRNEG are sampled on the falling edge of HRCLK and HTPOS and HTNEG
are updated on the falling edge of HTCLK.
= 3.3V ±5%, T
HTPOS / HTNEG
Figure 13-
HRCLK / HTCLK
Normal Mode
HRCLK / HTCLK
Inverted Mode
HRPOS / HRNEG
PARAMETER
2.)
A
= 0°C to +70°C for DS3112; T
t2
SYMBOL
t1
t2
t3
t4
t5
t6
112 of 133
t4
t1
MIN
A
t5
9
9
3
3
3
= -40°C to +85°C for DS3112N.)
t6
TYP
22.4
29.1
t3
MAX
10
UNITS
ls_ac
ns
ns
ns
ns
ns
ns
ns
NOTES
1, 3
2, 3
DS3112

Related parts for DS3112