DS3112 Maxim Integrated Products, DS3112 Datasheet - Page 28

• Manufacturer Part Number: DS3112
• Description: IC MUX TEMPE T3/E3 256-BGA
• Manufacturer: Maxim Integrated Products

Specifications of DS3112

• Controller Type: Framer, Multiplexer
• Interface: Parallel/Serial
• Voltage - Supply: 3.135 V ~ 3.465 V
• Current - Supply: 150mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 256-PBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

2.7 High-Speed (T3 or E3) Receive Port Signal Description
Signal Name:
Signal Description:
Signal Type:
These input signals sample the serial data from the incoming T3 data streams or E3 data streams. Data
can be clocked into the device either on rising edges (normal clock mode) or falling edges (inverted clock
mode) of the associated HRCLK. This option is controlled via the HRCLKI control bit in Master Control
Register 2 (Section 4.2).
Signal Name:
Signal Description:
Signal Type:
This signal is used to clock data in from the incoming T3 or E3 data streams. The T3 or E3 serial data
streams at the HRPOS and HRNEG signals can be clocked into the device either on rising edges (normal
clock mode) or falling edges (inverted clock mode) of HRCLK. This option is controlled via the HRCLKI
control bit in Master Control Register 2 (Section 4.2).
Note: The HRCLK must be present for the host to be able to obtain status information (except the LOTC
and LORC status bits, see Section 4.3) from the device.
2.8 High-Speed (T3 or E3) Transmit Port Signal Description
Signal Name:
Signal Description:
Signal Type:
These output signals present the outgoing T3 data streams or E3 data streams. Data can be clocked out of
the device either on rising edges (normal clock mode) or falling edges (inverted clock mode) of HTCLK.
This option is controlled via the HTCLKI control bit in Master Control Register 2 (Section 4.2). Also,
these outputs can be forced high or low via the HTDATH and HTDATL control bits respectively in
Master Control Register 2 (Section 4.2).
Signal Name:
Signal Description:
Signal Type:
This output signal is used to clock T3 or E3 data out of the device. The T3 or E3 serial data streams at the
HTPOS and HTNEG signals can be clocked out of the device either on rising edges (normal clock mode)
or falling edges (inverted clock mode) of HTCLK. This option is controlled via the HTCLKI control bit
in Master Control Register 2 (Section 4.2).
HRPOS/HRNEG
High-Speed (T3 or E3) Receive Serial Data Inputs
Input
HRCLK
High-Speed (T3 or E3) Receive Serial Clock Input
Input
HTPOS/HTNEG
High-Speed (T3 or E3) Transmit Serial Data Outputs
Output
HTCLK
High-Speed (T3 or E3) Transmit Serial Clock Output
Output
28 of 133
DS3112