ADV7171KSU Analog Devices Inc, ADV7171KSU Datasheet - Page 8

IC DAC VIDEO ENC NTSC 44TQFP

ADV7171KSU

Manufacturer Part Number
ADV7171KSU
Description
IC DAC VIDEO ENC NTSC 44TQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7171KSU

Rohs Status
RoHS non-compliant
Applications
Set-Top Boxes, Video Players
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Adc/dac Resolution
10b
Screening Level
Industrial
Package Type
TQFP
Pin Count
44
Voltage - Supply, Digital
-
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7171KSU
Manufacturer:
AD
Quantity:
4
Part Number:
ADV7171KSU
Manufacturer:
AD
Quantity:
319
Part Number:
ADV7171KSU
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADV7171KSU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7171KSU
Quantity:
10
Part Number:
ADV7171KSUZ
Manufacturer:
LTC
Quantity:
20
Part Number:
ADV7171KSUZ
Manufacturer:
ADI
Quantity:
246
Part Number:
ADV7171KSUZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7171KSUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7171KSUZ-REEL
Manufacturer:
SOURIAU
Quantity:
1 000
Part Number:
ADV7171KSUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADV7170/ADV7171
V
Table 6.
Parameter
MPU PORT
ANALOG OUTPUTS
CLOCK CONTROL AND PIXEL PORT
TELETEXT
RESET CONTROL
1
2
3
4
5
6
7
The max/min specifications are guaranteed over this range. The max/min values are typical over 3.0 V to 3.6 V range.
Ambient temperature range T
TTL input values are 0 V to 3 V, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Analog output load ≤10 pF.
Guaranteed by characterization
Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition
Pixel Port consists of the following:
Teletext port consists of the following:
AA
SCLOCK Frequency
SCLOCK High Pulse Width, t
SCLOCK Low Pulse Width, t
Hold Time (Start Condition), t
Setup Time (Start Condition), t
Data Setup Time, t
SDATA, SCLOCK Rise Time, t
SDATA, SCLOCK Fall Time, t
Setup Time (Stop Condition), t
Analog Output Delay
DAC Analog Output Skew
f
Clock High Time, t
Clock Low Time, t
Data Setup Time, t
Data Hold Time, t
Control Setup Time, t
Control Hold Time, t
Digital Output Access Time, t
Digital Output Hold Time, t
Pipeline Delay, t
Digital Output Access Time, t
Data Setup Time, t
Data Hold Time, t
RESET Low Time
Pixel inputs:
Pixel controls:
Clock input:
Teletext output: TTXREQ
Teletext input:
CLOCK
= 3.0 V to 3.6 V
3, 4, 7
3, 4
3, 4
P15–P0
HSYNC , FIELD/ VSYNC , BLANK
CLOCK
TTX
15
3, 5
12
18
10
1
9
5
11
17
, V
12
11
REF
MIN
= 1.235 V, R
to T
7
2
14
6
1
13
16
3
MAX
8
4
4, 5, 6
: −40°C to +85°C. The die temperature, T
SET
= 150 Ω. All specifications T
Conditions
After this period the first clock is generated
Relevant for repeated start condition
Rev. C | Page 8 of 64
J
, must always be kept below 110°C.
MIN
to T
MAX
2
, unless otherwise noted.
Min
0
0.6
1.3
0.6
0.6
100
0.6
8
8
3.5
4
4
3
6
Typ
7
0
27
12
8
48
23
2
6
Max
400
300
300
Unit
kHz
μs
μs
μs
μs
ns
ns
ns
μs
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock cycles
ns
ns
ns
ns

Related parts for ADV7171KSU