FIN24ACMLX Fairchild Semiconductor, FIN24ACMLX Datasheet - Page 3

• Manufacturer Part Number: FIN24ACMLX
• Description: IC SERIALIZER/DESERIALZR 40MLP
• Manufacturer: Fairchild Semiconductor
• Series: SerDes™r

Specifications of FIN24ACMLX

• Function: Serializer/Deserializer
• Data Rate: 520Mbps
• Input Type: LVCMOS
• Output Type: LVCMOS
• Number Of Inputs: 20
• Number Of Outputs: 20
• Voltage - Supply: 1.65 V ~ 3.6 V
• Operating Temperature: -30°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 40-MLP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

© 2005 Fairchild Semiconductor Corporation
FIN24AC Rev. 1.0.3
Terminal Description
Note:
1. The DSO/DSI serial port terminals have been arranged such that when one device is rotated 180° to the other device,
CKSO+, CKSO– DIFF-OUT
CKSI+, CKSI–
the serial connections properly align without the need for any traces or cable signals to cross. Other layout
orientations may require that traces or cables cross.
DSO+ / DSI–
DSO– / DSI+
Terminal
DP[21:22]
DP[23:24]
STROBE
DP[1:20]
CKREF
Name
DIRO
V
V
V
GND
CKP
DIRI
S1
S2
DDP
DDS
DDA
I/O Type
DIFF-I/O
DIFF-IN
Supply
Supply
Supply
Supply
OUT
OUT
I/O
IN
IN
IN
IN
IN
O
I
Number of
Terminals
20
2
2
1
1
1
2
2
2
1
1
1
1
1
1
1
0
LVCMOS Parallel I/O, direction controlled by DIRI pin
LVCMOS Parallel Unidirectional Inputs
LVCMOS Unidirectional Parallel Outputs
LVCMOS Clock Input and PLL Reference
LVCMOS Strobe Signal for Latching Data into the Serializer
LVCMOS Word Clock Output
CTL Differential Serial I/O Data Signals
CTL Differential Deserializer Input Bit Clock
CTL Differential Serializer Output Bit Clock
LVCMOS Mode Selection terminals used to select
Frequency Range for the RefClock, CKREF
LVCMOS Control Input
LVCMOS Control Output
Power Supply for Parallel I/O and Translation Circuitry
Power Supply for Core and Serial I/O
Power Supply for Analog PLL Circuitry
Use Bottom Ground Plane for Ground Signals
DSO: Refers to output signal pair
DSI: Refers to input signal pair
DSO(I)+: Positive signal of DSO(I) pair
DSO(I)–: Negative signal of DSO(I) pair
CKSI: Refers to signal pair
CKSI+: Positive signal of CKSI pair
CKSI–: Negative signal of CKSI pair
CKSO: Refers to signal pair
CKSO+: Positive signal of CKSO pair
CKSO–: Negative signal of CKSO pair
Used to control direction of Data Flow:
Inversion of DIRI
DIRI = “1” Serializer, DIRI = “0” Deserializer
3
Description of Signals
(1)
www.fairchildsemi.com