KIT_TC1797_SK Infineon Technologies, KIT_TC1797_SK Datasheet - Page 181

no-image

KIT_TC1797_SK

Manufacturer Part Number
KIT_TC1797_SK
Description
KIT STARTER AUDO FUTURE TC1797
Manufacturer
Infineon Technologies
Series
Audo Futurer
Type
MCUr

Specifications of KIT_TC1797_SK

Contents
Board, Adapters, Cables, CD, Power Supply
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
TC1797
Other names
KITTC1797SKIN
5.3.11.2 Micro Second Channel (MSC) Interface Timing
Table 30
Parameter
FCLP clock period
SOP/ENx outputs delay
from FCLP rising edge
SDI bit time
SDI rise time
SDI fall time
1) FCLP signal rise/fall times are the same as the A2 Pads rise/fall times.
2) FCLP signal high and low can be minimum 1 ×
3)
Figure 41
Note: The data at SOP should be sampled with the falling edge of FCLP in the target
Data Sheet
T
MSCmin
device.
FCLP
SOP
EN
SDI
=
T
SYS
MSC Interface Timing (Operating Conditions apply), C
MSC Interface Timing
= 1 /
f
1)2)
SYS
. When
t
45
f
SYS
Symbol
t
t
t
t
t
40
45
46
48
49
= 90 MHz,
t
46
CC 2 ×
CC -10
CC 8 ×
SR
SR
t
40
t
T
40
Min.
MSC
= 22,2ns
177
.
T
T
t
48
MSC
MSC
3)
t
Values
45
t
Typ.
46
Max.
10
100
100
t
Electrical Parameters
49
MSC_Tmg_1.vsd
Unit
ns
ns
ns
ns
ns
L
0.9
0.1
= 50 pF
0.9
0.1
V
V
V
V
V1.1, 2009-04
DDP
DDP
DDP
DDP
Note /
Test Con
dition
TC1797

Related parts for KIT_TC1797_SK