H5PS5162FFR-S6C HYNIX SEMICONDUCTOR, H5PS5162FFR-S6C Datasheet - Page 19

58T1896

H5PS5162FFR-S6C

Manufacturer Part Number
H5PS5162FFR-S6C
Description
58T1896
Manufacturer
HYNIX SEMICONDUCTOR
Datasheet

Specifications of H5PS5162FFR-S6C

Memory Type
SDRAM
Memory Configuration
32M X 16
Memory Case Style
FBGA
No. Of Pins
84
Operating Temperature Range
0°C To +85°C
Memory Size
512 Mbit
Voltage Vcc
1.8V
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
H5PS5162FFR-S6C
Manufacturer:
HYNIX
Quantity:
9 500
Part Number:
H5PS5162FFR-S6C
Manufacturer:
HYNIX
Quantity:
2 000
Part Number:
H5PS5162FFR-S6C
Manufacturer:
ST
Quantity:
40
Part Number:
H5PS5162FFR-S6C
Manufacturer:
HYNIX
Quantity:
4 000
Part Number:
H5PS5162FFR-S6C
Manufacturer:
HYNIX
Quantity:
2 500
Part Number:
H5PS5162FFR-S6C
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Company:
Part Number:
H5PS5162FFR-S6C
Quantity:
14
Company:
Part Number:
H5PS5162FFR-S6C
Quantity:
14
Company:
Part Number:
H5PS5162FFR-S6C
Quantity:
14
Timing Parameters by Speed Grade
(Refer to notes for information related to this table at the following pages of this table)
DQ output access time from CK/CK
DQS output access time from CK/CK
CK high-level width
CK low-level width
CK half period
Clock cycle time, CL=x
DQ and DM input setup time
(differential strobe)
DQ and DM input hold time
(differential strobe)
DQ and DM input setup time
(single ended strobe)
DQ and DM input hold time
(single ended strobe)
Control & Address input pulse width for
each input
DQ and DM input pulse width for each
input
Data-out high-impedance time from CK/CK tHZ
DQS low-impedance time from CK/CK
DQ low-impedance time from CK/CK
DQS-DQ skew for DQS and associated DQ
signals
DQ hold skew factor
DQ/DQS output hold time from DQS
First DQS latching transition to associated
clock edge
DQS input high pulse width
DQS input low pulse width
DQS falling edge to CK setup time
DQS falling edge hold time from CK
Mode register set command cycle time
Write postamble
Write preamble
Address and control input setup time
Address and control input hold time
Rev. 1.0 / July. 2008
Parameter
tAC
tDQSCK
tCH
tCL
tHP
tCK
tDS
(base)
tDH
(base)
tDS
tDH
tIPW
tDIPW
tLZ(DQS)
tLZ(DQ)
tDQSQ
tQHS
tQH
tDQSS
tDQSH
tDQSL
tDSS
tDSH
tMRD
tWPST
tWPRE
tIS(base)
tIH(base)
Symbol
tHP - tQHS
2*tAC min tAC max
(tCL,tCH)
tAC min
-0.25
5000
min
0.45
0.45
0.35
0.35
-600
-500
min
150
275
0.35
0.35
350
475
0.6
0.2
0.2
0.4
25
25
2
-
-
-
DDR2-400
tAC max
tAC max
+ 0.25
+600
+500
max
8000
0.55
0.55
0.6
350
450
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
tHP - tQHS
2*tAC min tAC max
(tCL,tCH)
tAC min
0.35;;
-0.25
3750
min
0.45
0.45
0.35
-500
-450
min
100
225
0.35
0.35
250
375
-25
-25
0.6
0.2
0.2
0.4
2
-
-
-
DDR2-533
H5PS5162FFR series
tAC max
tAC max
+ 0.25
+450
+500
max
8000
0.55
0.55
300
400
0.6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Unit
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
Release
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
11,12
6,7,8,
6,7,8,
6,7,8,
6,7,8,
5,7,9,
5,7,9,
Note
15
20
21
20
21
18
18
18
13
12
10
23
23
19

Related parts for H5PS5162FFR-S6C