AT90PWM1 Atmel Corporation, AT90PWM1 Datasheet - Page 34

• Manufacturer Part Number: AT90PWM1
• Manufacturer: Atmel Corporation

Specifications of AT90PWM1

• Flash (kbytes): 8 Kbytes
• Pin Count: 24
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 8
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 19
• Ext Interrupts: 4
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 125
• Analog Comparators: 2
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 0.5
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 105
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 12
• Input Capture Channels: 1
• Pwm Channels: 7
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

7.7
7.8
34
128 kHz Internal Oscillator
External Clock
AT90PWM1
When the PLLE is set, the PLL is started and if not yet started the internal RC Oscillator is
started as PLL reference clock. If PLL is selected as a system clock source the value for this bit
is always 1.
• Bit 0 – PLOCK: PLL Lock Detector
When the PLOCK bit is set, the PLL is locked to the reference clock, and it is safe to enable
CLK
The 128 kHz internal Oscillator is a low power Oscillator providing a clock of 128 kHz. The fre-
quency is nominal at 3V and 25°C. This clock is used by the Watchdog Oscillator.
To drive the device from an external clock source, XTAL1 should be driven as shown in
7-4. To run the device on an external clock, the CKSEL Fuses must be programmed to “0000”.
Figure 7-4.
Table 7-9.
When this clock source is selected, start-up times are determined by the SUT Fuses as shown in
Table
Table 7-10.
When applying an external clock, it is required to avoid sudden changes in the applied clock fre-
quency to ensure stable operation of the MCU. A variation in frequency of more than 2% from
one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the
MCU is kept in Reset during such changes in the clock frequency.
CKSEL3..0
0000
SUT1..0
PLL
00
01
10
11
7-10.
for PSC. After the PLL is enabled, it takes about 100 ms for the PLL to lock.
Start-up Time from Power-
External Clock Drive Configuration
External Clock Frequency
Start-up Times for the External Clock Selection
down and Power-save
6 CK
6 CK
6 CK
External
Signal
Clock
0 - 16 MHz
Frequency Range
NC
Additional Delay from
Reset (V
Reserved
14CK + 4.1 ms
14CK + 65 ms
14CK
CC
= 5.0V)
XTAL2
XTAL1
GND
BOD enabled
Fast rising power
Slowly rising power
Recommended Usage
4378C–AVR–09/08
Figure