ATtiny24A Atmel Corporation, ATtiny24A Datasheet - Page 36

no-image

ATtiny24A

Manufacturer Part Number
ATtiny24A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny24A

Flash (kbytes)
2 Kbytes
Pin Count
14
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
4
Hardware Qtouch Acquisition
No
Max I/o Pins
12
Ext Interrupts
12
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny24A-CCU
Manufacturer:
ATMEL
Quantity:
1 001
Part Number:
ATtiny24A-CCU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny24A-CCUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny24A-MU
Manufacturer:
ATMEL
Quantity:
2 710
Part Number:
ATtiny24A-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny24A-SSFR
Manufacturer:
ISD
Quantity:
1 600
Company:
Part Number:
ATtiny24A-SSFR
Quantity:
1 900
Part Number:
ATtiny24A-SSU
Manufacturer:
ATMEL
Quantity:
3 100
Part Number:
ATtiny24A-SSU
Manufacturer:
ATMEL
Quantity:
15 000
Part Number:
ATtiny24A-SSU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATtiny24A-SSU
Quantity:
12 500
Part Number:
ATtiny24A-SSUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
7.4.5
7.4.6
7.5
7.5.1
36
Register Description
ATtiny24A/44A/84A
Watchdog Timer
Port Pins
MCUCR – MCU Control Register
turned on again, the user must allow the reference to start up before the output is used. If the
reference is kept on in sleep mode, the output can be used immediately. See
Reference” on page 41
If the Watchdog Timer is not needed in the application, this module should be turned off. If the
Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume
power. In the deeper sleep modes, this will contribute significantly to the total current consump-
tion. See
When entering a sleep mode, all port pins should be configured to use minimum power. The
most important thing is then to ensure that no pins drive resistive loads. In sleep modes where
both the I/O clock (clk
will be disabled. This ensures that no power is consumed by the input logic when not needed. In
some cases, the input logic is needed for detecting wake-up conditions, and it will then be
enabled. See the section
which pins are enabled. If the input buffer is enabled and the input signal is left floating or has an
analog signal level close to V
For analog input pins, the digital input buffer should be disabled at all times. An analog signal
level close to V
input buffers can be disabled by writing to the Digital Input Disable Register (DIDR0). See
“DIDR0 – Digital Input Disable Register 0” on page 149
The MCU Control Register contains control bits for power management.
• Bit 7 – BODS: BOD Sleep
In order to disable BOD during sleep (see
logic one. This is controlled by a timed sequence and the enable bit, BODSE in MCUCR. First,
both BODS and BODSE must be set to one. Second, within four clock cycles, BODS must be
set to one and BODSE must be set to zero. The BODS bit is active three clock cycles after it is
set. A sleep instruction must be executed while BODS is active in order to turn off the BOD for
the actual sleep mode. The BODS bit is automatically cleared after three clock cycles.
In devices where Sleeping BOD has not been implemented this bit is unused and will always
read zero.
• Bit 5 – SE: Sleep Enable
The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s
purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of
the SLEEP instruction and to clear it immediately after waking up.
Bit
0x35 (0x55)
Read/Write
Initial Value
“Watchdog Timer” on page 41
CC
BODS
R/W
7
0
/2 on an input pin can cause significant current even in active mode. Digital
I/O
for details on the start-up time.
) and the ADC clock (clk
PUD
R/W
6
0
“Digital Input Enable and Sleep Modes” on page 56
CC
/2, the input buffer will use excessive power.
R/W
SE
5
0
for details on how to configure the Watchdog Timer.
Table 7-1 on page
SM1
R/W
4
0
ADC
) are stopped, the input buffers of the device
SM0
R/W
3
0
for details.
BODSE
33) the BODS bit must be written to
R/W
2
0
ISC01
R/W
1
0
ISC00
“Internal Voltage
R/W
0
0
for details on
8183D–AVR–04/11
MCUCR

Related parts for ATtiny24A