ATxmega256A3U Atmel Corporation, ATxmega256A3U Datasheet - Page 308

no-image

ATxmega256A3U

Manufacturer Part Number
ATxmega256A3U
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3U

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3U-AU
Manufacturer:
TI
Quantity:
12 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3U-MH
Manufacturer:
PANASONIC
Quantity:
1 450
Company:
Part Number:
ATxmega256A3U-MH
Quantity:
5 000
23.15.5
8331A–AVR–07/11
CTRLC – Control Register C
shift register and transmit buffer register do not contain data to be transmitted. When disabled,
the transmitter will no longer override the TxD port.
• Bit 2 – CLK2X: Double Transmission Speed
Setting this bit will reduce the divisor of the baud rate divider from16 to 8, effectively doubling the
transfer rate for asynchronous communication modes. For synchronous operation, this bit has
no effect and should always be written to zero. This bit must be zero when the USART commu-
nication mode is configured to IRCOM.
This bit is unused in master SPI mode operation.
• Bit 1 – MPCM: Multiprocessor Communication Mode
This bit enables the multiprocessor communication mode. When the MPCM bit is written to one,
the USART receiver ignores all the incoming frames that do not contain address information.
The transmitter is unaffected by the MPCM setting. For more detailed information, see
cessor Communication Mode” on page
This bit is unused in master SPI mode operation.
• Bit 0 – TXB8: Transmit Bit 8
TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames
with nine data bits. When used, this bit must be written before writing the low bits to DATA.
This bit is unused in master SPI mode operation.
Note:
• Bits 7:6 – CMODE[1:0]: Communication Mode
These bits select the mode of operation of the USART as shown in
Table 23-6.
Notes:
Bit
+0x05+0x05+
0x05+0x05+0
x05+0x05
+0x05+0x05+
0x05+0x05+0
x05
Read/Write
Initial Value
(1)
CMODE[1:0]
1. Master SPI mode
1. See
2. See
00
01
10
11
mode.
operation.
CMODE bit settings.
R/W
”IRCOM - IR Communication Module” on page 312
”USART in Master SPI Mode” on page 302
7
0
CMODE[1:0]
CMODE[1:0]
Group Configuration
R/W
ASYNCHRONOUS
6
0
SYNCHRONOUS
IRCOM
MSPI
R/W
5
0
PMODE[1:0]
303.
R/W
Mode
Asynchronous USART
Synchronous USART
IRCOM
Master SPI
4
0
Atmel AVR XMEGA AU
(1)
for full description of the master
SBMODE
R/W
(2)
3
0
for full description on using IRCOM
UDORD
Table
R/W
2
1
23-6.
CHSIZE[2:0]
UCPHA
R/W
1
1
SPI
”Multipro-
R/W
0
0
308

Related parts for ATxmega256A3U