ST10F269Z2 STMicroelectronics, ST10F269Z2 Datasheet - Page 150

no-image

ST10F269Z2

Manufacturer Part Number
ST10F269Z2
Description
16-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F269Z2

Single Voltage Supply
5V ±10% (EMBEDDED REGULATOR FOR 2.7 or 3.3 V CORE SUPPLY).
Temperature Ranges
-40 +125 °C / -40 to 85 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
0
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z203
Manufacturer:
ST
0
Part Number:
ST10F269Z2Q3
Manufacturer:
INFINEON
Quantity:
1 443
Part Number:
ST10F269Z2Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
201
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
745
Part Number:
ST10F269Z2Q6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
2
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2T3
Manufacturer:
LITTLEFUSE
Quantity:
1 000
The real minimum value for TCL depends on the
jitter of the PLL. The PLL tunes f
locked on f
the maximum when it is referred to one TCL
period. It decreases according to the formula and
to the Figure 69 given below. For N periods of TCL
the minimum value is computed using the
corresponding deviation D
Figure 69 : Approximated Maximum PLL Jitter
21.4.8 - External Clock Drive XTAL1
V
Notes: 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal. 25MHz is the maximum input
150/184
Oscillator period
High time
Low time
Rise time
Fall time
DD
= 5V
frequency when using an external crystal oscillator. However, 40MHz can be applied with an external clock source.
2. The input clock signal must reach the defined levels V
±4
±3
±2
±1
Parameter
TCL
Max.jitter [%]
XTAL
10%, V
MIN
2
D
. The relative deviation of TCL is
N
=
=
4
SS
TCL
4 N 15 %
= 0V, T
NOM
N
t
t
t
t
t
OSC
1
2
3
4
Symbol
:
A
8
= -40 to +125 °C (PQFP144 devices)
1
SR
SR
SR
SR
SR
- - - - - - - - - - - - -
CPU
100
D
N
min
25
10
10
to keep it
f
CPU
1
2
2
16
= f
XTAL
IL
max
3
3
and V
2
2
IH2
This approximated formula is valid for
1
where N = number of consecutive TCL periods
and 1
(N = 3):
D
3TCL
3TCL
3TCL
This is especially important for bus cycles using
wait states and e.g. for the operation of timers,
serial interfaces, etc. For all slower operations and
longer periods (e.g. pulse train generation or
measurement, lower
deviation caused by the PLL jitter is negligible.
.
3
N
f
12.5
min
CPU
5
5
min
min
min
2
2
40 and 10MHz
N
= f
XTAL
40. So for a period of 3 TCL periods
=
=
=
=
=
max
3
3
/ 2
2
2
4 - 3/15 = 3.8%
3TCL
3TCL
36.075ns (at f
45.1ns (at f
F = 1.5/2,/2.5/3/4/5
40 x N
f
NOM
NOM
10
10
min
CPU
Baud rates, etc.) the
f
CPU
32
2
2
= f
x (1 - 3.8/100)
x 0.962
CPU
XTAL
N
CPU
40MHz
100 x N
max
= 32MHz)
3
3
x F
2
2
= 40MHz)
ST10F269
Unit
ns
ns
ns
ns
ns

Related parts for ST10F269Z2