ST10F269Z2 STMicroelectronics, ST10F269Z2 Datasheet - Page 170

no-image

ST10F269Z2

Manufacturer Part Number
ST10F269Z2
Description
16-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F269Z2

Single Voltage Supply
5V ±10% (EMBEDDED REGULATOR FOR 2.7 or 3.3 V CORE SUPPLY).
Temperature Ranges
-40 +125 °C / -40 to 85 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
0
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z203
Manufacturer:
ST
0
Part Number:
ST10F269Z2Q3
Manufacturer:
INFINEON
Quantity:
1 443
Part Number:
ST10F269Z2Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
201
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
745
Part Number:
ST10F269Z2Q6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
2
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2T3
Manufacturer:
LITTLEFUSE
Quantity:
1 000
Figure 79 : CLKOUT and READY
Notes: 1. Cycle as programmed, including MCTC wait states (Example shows 0 MCTC WS).
170/184
CLKOUT
ALE
RD, WR
Synchronous
READY
Asynchronous
READY
2. The leading edge of the respective command depends on RW-delay.
3. READY sampled HIGH at this sampling point generates a READY controlled wait state, READY sampled LOW at this sampling
point terminates the currently running bus cycle.
4. READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
5. If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because
CLKOUT is not enabled), it must fulfill t
the command (see Note 4)).
6. Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state may be inserted here.
For a multiplexed bus with MTTC wait state this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC wait state this delay
is zero.
7. The next external bus cycle may start here.
t
t
58
32
3)
t
t
t
59
30
34
Running cycle 1)
37
in order to be safely synchronized. This is guaranteed, if READY is removed in response to
2)
t
t
33
31
t
t
35
58
3)
t
37
3)
t
t
36
59
t
5)
29
t
35
wait state
READY
3)
t
36
MUX / Tri-state 6)
t
60 4)
6)
ST10F269
7)

Related parts for ST10F269Z2