TDA9989ET/C1,551 NXP Semiconductors, TDA9989ET/C1,551 Datasheet - Page 47

• Manufacturer Part Number: TDA9989ET/C1,551
• Description: IC HDMI TX 1.3A 150MHZ 64-TFBGA
• Manufacturer: NXP Semiconductors
• Type: Transmitterr

Specifications of TDA9989ET/C1,551

• Applications: Cameras, Cell Phones, Media Players
• Mounting Type: Surface Mount
• Package / Case: 64-TFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935288146551

NXP Semiconductors
22. Figures
Fig 1.
Fig 2.
Fig 3.
Fig 4.
Fig 5.
Fig 6.
Fig 7.
Fig 8.
Fig 9.
Fig 10. Pixel encoding YCbCr 4 : 2 : 2 ITU656-like
Fig 11. Pixel encoding YCbCr 4 : 2 : 2 semi-planar
Fig 12. Pixel encoding YCbCr 4 : 2 : 2 semi-planar
Fig 13. I
Fig 14. Audio input swap to I
Fig 15. Receiver sensitivity detection. . . . . . . . . . . . . . . .24
Fig 16. Modules involved in CEC clock calibration
Fig 17. I
Fig 18. Set-up and hold time definition diagram for
Fig 19. Set-up and hold time definition diagram for
Fig 20. Connecting TDA9989 transmitter using
Fig 21. Connecting TDA9989 transmitter using
Fig 22. Connecting TDA9989 transmitter using
Fig 23. Package outline SOT962-3 (TFBGA64). . . . . . . .40
TDA9989_2
Product data sheet
TDA9989 high-level block diagram. . . . . . . . . . . . .2
TDA9989 Block diagram . . . . . . . . . . . . . . . . . . . .4
Pin configuration (TFBGA64). . . . . . . . . . . . . . . . .5
Internal assignment of VP[23:0]. . . . . . . . . . . . . . .8
Pixel encoding RGB 4 : 4 : 4 external
synchronization input (rising edge) . . . . . . . . . . .13
Pixel encoding YCbCr 4 : 4 : 4 external
synchronization input (rising edge) . . . . . . . . . . .14
Pixel encoding YCbCr 4 : 2 : 2 ITU656-like
external synchronization input (rising edge) . . . .14
Pixel encoding YCbCr 4 : 2 : 2 ITU656-like
external synchronization input (rising and
falling edge) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Pixel encoding YCbCr 4 : 2 : 2 ITU656-like
embedded synchronization input (rising edge) . .16
embedded synchronization input (rising and
falling edge) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
external input synchronization (rising edge) . . . .18
embedded synchronization input (rising edge) . .19
S/PDIF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
single-edge clock mode . . . . . . . . . . . . . . . . . . . .37
double-edge clock mode . . . . . . . . . . . . . . . . . . .38
external oscillator for CEC . . . . . . . . . . . . . . . . . .38
external clock source . . . . . . . . . . . . . . . . . . . . . .39
internal FRO for CEC. . . . . . . . . . . . . . . . . . . . . .39
2
2
S-bus formats . . . . . . . . . . . . . . . . . . . . . . . . . .22
C-bus access. . . . . . . . . . . . . . . . . . . . . . . . . . .29
2
S-bus channel 0 or
Rev. 02 — 11 June 2009
HDMI 1.3a transmitter with CEC support
TDA9989
© NXP B.V. 2009. All rights reserved.
47 of 48