CS493002-CL Cirrus Logic, CS493002-CL Datasheet - Page 75

no-image

CS493002-CL

Manufacturer Part Number
CS493002-CL
Description
Multi-Standard Audio Decoder Family
Manufacturer
Cirrus Logic
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS493002-CLR
Manufacturer:
CIRRUS LOGIC
Quantity:
348
11.2.1. Input Configuration Considerations
1) 24-bit PCM input requires at least 24 SCLKS
DS339PP4
8
82
84
0
(default)
1
B Value
C Value
Table 20. Input SCLK Polarity Configuration
Table 19. Input Data Format Configuration
PCM - Left Justified 24-bit
Multichannel PCM (6 Channel)
- Left Justified 20-bit
(for Post-Processing Codes that can
accept 6 channels on one line like
THX Surround EX application code)
PCM - Left Justified 24-bit
Multichannel PCM (2 Channel)
- Left Justified 20-bit
(used only by special post-processing
application codes)
PCM - Left Justified 24-bit
Multichannel PCM (4 Channel)
- Left Justified 20-bit
(used only by special post-processing
application codes)
Data Clocked in on Rising
Edge
Data Clocked in on Falling
Edge
(Input Parameter B) (Continued)
SCLK Polarity (Both CDI &
(Input Parameter C)
Data Format
DAI Port)
0x800217
0x8080FF
0x80021A
0x8080FF
0x800117
0x003CC0
0x80011A
0x0018C0
0x800217
0x8080FF
0x80021A
0x8080FF
0x800117
0x0014C0
0x80011A
0x0018C0
0x800217
0x8080FF
0x80021A
0x8080FF
0x800117
0x0028C0
0x80011A
0x0018C0
0x800217
0xFFFFDF
0x80021A
0xFFFFDF
0x800117
0x000020
0x80011A
0x000020
Message
Message
Hex
Hex
2) If the clocks to the audio ports are known to be
1
2
D Value
per sub-frame. The DSP always uses 24-bit
resolution for PCM input. Systems having less
than 24-bit resolution will not have a problem
as the extra bits taken by the DSP will be under
the noise floor of the input signal for left
justified and I
input, data is always taken in 16 bit word
lengths.
corrupted, such as when a S/PDIF receiver goes
out of lock, the DSP should undergo an
application restart (if applicable), soft reset or
hard reset. All three actions will result in the
input FIFO being reset. Failure to do so may
result in corrupted data being latched into the
input FIFO and may result in corrupted data
being heard on the outputs. This is not an issue
when compressed data is being delivered, as it
has sync words embedded in the stream which
the DSP can lock to, but only when PCM data
is being delivered. Certain application codes
that are capable of processing PCM may now
have
Robustness” which does alleviate the above
problem, however you should still follow the
above recommendation.
Table 21. Input FIFO Setup Configuration
Compressed FIFO B Size -
6kbyte
Blocksize - up to 2kbyte
PCM FIFO C Size - 6kbyte
Blocksize - up to 2kbyte
default - only applicable to
FIFO Size & Blocksize (no
a
parallel delivery modes)
special
(Input Parameter D)
CS49300 Family DSP
2
S formats. For compressed
feature
called
0x800014
0x280D00
0x800014
0x820300
Message
Hex
“PCM
75

Related parts for CS493002-CL