MX25U8035 Macronix International, MX25U8035 Datasheet - Page 18

• Manufacturer Part Number: MX25U8035
• Description: (MX25U4035 / MX25U8035) 4M-BIT [x 1/x 2/x 4] 1.8V CMOS SERIAL FLASH
• Manufacturer: Macronix International

www.DataSheet.co.kr
Status Register
P/N: PM1394
(4) Read Status Register (RDSR)
The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in
program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP)
bit before sending a new instruction when a program, erase, or write status register operation is in progress.
The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register
data out on SO (see Figure 13)
The definition of the status register bits is as below:
WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write
status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status
register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status
register cycle.
WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable
latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/
erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the de-
vice will not accept program/erase/write status register instruction. The program/erase command will be ignored and
not affect value of WEL bit if it is applied to a protected memory area.
BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits, volatile bits, indicate the protected area(as
defined in table 2) of the device to against the program/erase instruction without hardware protection mode being
set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to
be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE),
Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase(CE) instructions (only if Block Protect bits (BP2:BP0)
set to 0, the CE instruction can be executed).
The BP3, BP2, BP1, BP0 bits dfault to be "1". Which is protected.
QE bit. The Quad Enable (QE) bit, volatile bit, performs Quad when it is reset to "0" (factory default) to enable WP#
or is set to "1" to enable Quad SIO2 and SIO3.
SRWD bit. The Status Register Write Disable (SRWD) bit, volatile bit, is operated together with Write Protection (WP#/
SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and
WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is
no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.
The SRWD bit defaults to be "0".
Note 1: see the table 2 "Protected Area Size".
SRWD (status
register write
register write
1=status
protect)
disable
bit7
0=not Quad
1=Quad
Enable)
Enable
Enable
(Quad
bit6
QE
protected
(level of
(note 1)
block)
BP3
bit5
protected
(level of
(note 1)
block)
BP2
bit4
18
protected
(level of
(note 1)
block)
BP1
bit3
protected
(level of
(note 1)
block)
BP0
bit2
MX25U4035
MX25U8035
(write enable
0=not write
1=write
enable
enable
latch)
WEL
bit1
REV. 1.0, MAR. 09, 2009
0=not in write
progress bit)
operation
operation
(write in
1=write
WIP
bit0
Datasheet pdf - http://www.DataSheet4U.net/