isl22416 Intersil Corporation, isl22416 Datasheet - Page 11

no-image

isl22416

Manufacturer Part Number
isl22416
Description
Low Noise, Low Power, Spi? Bus, 128 Taps
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isl22416UFU10Z
Manufacturer:
Intersil
Quantity:
950
Part Number:
isl22416WFU10Z
Manufacturer:
Intersil
Quantity:
800
Part Number:
isl22416WFU10Z-TK
Manufacturer:
INTERSIL
Quantity:
1 400
the IVR or the WR register (depends of VOL bit at ACR). If
the R1 bit is 1 and R0 bit is 0, then the operation is on the
ACR.
Write Operation
A Write operation to the ISL22416 is a three-byte operation.
It requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte followed
by Data Byte is sent to SDI pin. The host terminates the write
operation by pulling the CS pin from LOW to HIGH. For a
write to address 0 (WR), the byte at address 2 (ACR<7>)
determines if the Data Byte is to be written to volatile or both
volatile and non-volatile registers. Refer to “Memory
Description” and Figure 16.
The internal non-volatile write cycle starts after rising edge of
CS and takes up to 20ms.
Read Operation
A read operation to the ISL22416 is a three byte operation. It
requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte followed
by “dummy” Data Byte is sent to SDI pin. The SPI host reads
the data from SDO pin on falling edge of SCK. The host
terminates the read operation by pulling the CS pin from
LOW to HIGH (see Figure 17).
In order to read back the non-volatile IVR, it is reccomended
that the application reads the ACR first to verify the WIP bit
is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat
its reading sequence again.
SCK
SCK
CS
CS
SDO
SDI
SDI
0
0
1
1
0
0
1
1
11
0
0
0
0
0
0
0
0
FIGURE 16. THREE BYTE WRITE SEQUENCE
FIGURE 17. THREE BYTE READ SEQUENCE
0
0
I3
I3
I2
I2
ISL22416
I1 I0
I1 I0
0
0
Applications Information
Communicating with ISL22416
Communication with ISL22416 proceeds using SPI interface
through the ACR (address 10b), IVR (address 00b) and WR
(address 00b) registers.
The wiper of the potentiometer is controlled by the WR
register. Writes and reads can be made directly to this
register to control and monitor the wiper position without any
non-volatile memory changes. This is done by setting MSB
bit at address 10b to 1.
The non-volatile IVR stores the power up value of the wiper.
IVR is accessible when MSB bit at address 10b is set to 0.
Writing a new value to the IVR register will set a new power
up position for the wiper. Also, writing to this register will load
the same value into the WR as the IVR. Reading from the
IVR will not change the WR, if its contents are different.
0
0
R1 R0
R1 R0
0
0
D6 D5 D4 D3 D2 D1 D0
D6 D5 D4 D3 D2 D1 D0
Don’t Care
June 23, 2006
FN6227.0

Related parts for isl22416