mpc9894 ETC-unknow, mpc9894 Datasheet - Page 6

• Manufacturer Part Number: mpc9894
• Description: Quad Input Redundant Idcs Clock Generator
• Manufacturer: ETC-unknow

I
The bits in these registers allow a wide range of control over
the operation of the MPC9894 clock generator. These
registers are accessed via an I
7-bit address is sent from the I
I
driver is found in the first of the MPC9894 I2C registers. The
format of this address has a fixed most-significant four bits of
binary 1101 while the least-significant 3 address bits are read
from the 3 ADDR pins. This provides the capability to
configure up to 8 clock devices on a single I
reset initiates an automatic boot sequence allowing the clock
generators to be initialized from an I
In this case the MPC9894 becomes an I
Automatic IDCS Mode
enabled and the IDCS overwrites the selected clock on a
clock failure. The IDCS operation requires PLL_BYPASS = 0
and IDCS_MODE[2] = 1. The reference clock is handled in a
round robin method based upon clock validity and the
qualification input CLK_VALID[3:0]: The qualification input is
obtained from the four input pins, CLK_VALID[3:0]. If any of
the CLK_VALID pins are low the associated clock input will
be considered “unqualified” and thus not selected as a
reference clock. Alternatively, if a clock input does not have a
valid clock signal, it will not be selected and the next qualified
and valid clock is selected as the reference clock.
automatic mode), CLK_VALID[3:0] = 1111 and CLK0, CLK1,
CLK2, and CLK3 have valid input clock signals then CLK0 is
the primary clock and CLK1 is the secondary clock. The IDCS
selects the primary clock as the reference clock and the PLL
will phase-lock the clock outputs to the CLK0 input. Upon the
failure of CLK0 the IDCS will select CLK1 as the reference
clock and initiate a switch, making CLK1 the reference clock
and CLK2 the secondary clock. If CLK1 fails, the IDCS will
switch to CLK2, etc.
clock input as secondary clock. The associated clock input
cannot be selected by the IDCS as secondary clock signal.
For instance, if CLK0 is the primary clock and
1. See
MPC9894
6
2
2
Table 3. MPC9894 IDCS Configuration
1. For CLK_VALID[3:0] = 1111 and input clock validity.
C Configuration and I
C slave device being accessed. The address for this clock
IDCS_MODE [2:0]
The MPC9894 is configured via a series of 8-bit registers.
In addition, activation of the MBOOT pin on power-up or
In the automatic mode, the clock failure detection is
For example, if IDCS_MODE[2:0] = 100 (the IDCS is in
A de-asserted CLK_VALID[] pin disables the associated
Clock Failure
000
001
010
011
100
101
110
111
Detection.
2
C Addressing
Description
Automatic
Manual
2
C master to select the specific
2
C interface through which a
2
C compatible EEPROM.
2
C master and the
2
C interface.
Primary Clock
DEVICE CONFIGURATION
CLK0
CLK1
CLK2
CLK3
CLK0
CLK1
CLK2
CLK3
Secondary Clock
configuration bits are filled by the information from the first 6
bytes of the EEPROM. This allows the clock to be configured
without a controlling I
pin allows the device to be configured without a I
master.
I
IDCS MODE Configuration
either an automatic clock switch mode or into a manual clock
select mode. The three mode select bits are defined in
Table
between the four clock sources. IDCS modes 100 through
111 enable the automatic mode of the IDCS.
CLK_VALID[3:0] = 1101, the IDCS will select CLK2 upon a
clock failure of CLK0 (CLK1 is disabled by the CLK_VALID1
input, allowing external logic to control the IDCS switch logic).
If a clock is the reference clock signal and its associated
CLK_VALID signal is switched from ‘valid' to ‘invalid', the
IDCS initiates a clock input switch, selecting the next
available clock input (secondary clock).
status output (CLK_STAT[3:0]), independent of the primary
and reference clock. These pins go set on a clock failure and
remain set (sticky) until the CLK_ALARM_RST pin or the
individual alarm reset bits (ALARM_RST[3:0]) are asserted.
The CLK_STAT[3:0] outputs are mirrored in the device
register 4 for I
primary clock as set by IDCS_MODE[1xx] is no longer the
reference clock. The user may reset the IDCS flags by
asserting the individual ALARM_RST[3:0] bits after each
IDCS-commanded switch. Activation of ALARM_RST[3:0]
does not change the reference clock. A user-commanded
change of the primary clock in automatic mode requires a
write command to the IDCS_MODE[2:0] = 0xx bits (the
primary clock and SEL_STAT[1:0] can be freely changed by
setting IDCS_MODE[2:0] = 1xx). If the reference clock is not
the primary clock, a write command to IDCS_MODE[2:0] =
1xx will cause the PLL to lock on the primary clock, given the
new primary clock is a qualified clock.
2
C Interface and configuration/status register.
The detailed register descriptions are found in the section,
Three register bits are used to configure the MPC9894 in
IDCS modes 000 through 011 allow manual selection
An invalid clock
After each successful IDCS-commanded switch, the
CLK1
CLK2
CLK3
CLK0
3.
n/a
n/a
n/a
n/a
2
(1)
C bus access.
(1)
2
signal triggers the associated clock
Tertiary Clock
C bus master if desired. The PRESET
CLK2
CLK3
CLK0
CLK1
n/a
n/a
n/a
n/a
Advanced Clock Drivers Devices
Freescale Semiconductor
Quaternary Clock
CLK3
CLK0
CLK1
CLK2
n/a
n/a
n/a
n/a
2
C bus