adc10dv200cisq National Semiconductor Corporation, adc10dv200cisq Datasheet
adc10dv200cisq
Available stocks
Related parts for adc10dv200cisq
adc10dv200cisq Summary of contents
Page 1
... Applications ■ Communications ■ Medical Imaging ■ Portable Instrumentation ■ Digital Video Block Diagram © 2009 National Semiconductor Corporation ADC10DV200 Features ■ Single 1.8V power supply operation. ■ Power scaling with clock frequency. ■ Internal sample-and-hold. ■ Internal or external reference. ...
Page 2
... Connection Diagram Ordering Information Industrial (−40°C ADC10DV200CISQE www.national.com ≤ ≤ T +85°C) A ADC10DV200CISQ 250 pc. Tape and Reel ADC10DV200EB 2 30082001 Package 60 Pin LLP 60 Pin LLP, Evaluation Board ...
Page 3
Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I ...
Page 4
Pin No. Symbol DIGITAL I/O 57 CLK + 56 CLK - 36 PD_A 53 PD_B 23 OUTSEL LVDS Output Mode 24, 25 D0+,D0- 26, 27 D1+, D1- 28, 29 D2+, D2- 32, 33 D3+, D3- 34, 35 D4+, D4- 39, ...
Page 5
Pin No. Symbol CMOS Output Mode 24-29, DA0-DA9 32-35 39-44, DB0-DB9 47-50 37 DRDYA 38 DRDYB 51 ORA 52 ORB ANALOG POWER 8, 16, 18, 59 12, 15, AGND 22, 55, 58, EP DIGITAL POWER ...
Page 6
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage on Any Pin (Not to exceed 2.2V) Input ...
Page 7
Dynamic Converter Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V CLK duty cycle = 50%, DCS = ON, Internal 0.75V Reference, LVDS Output. Typical values are for T ≤ ≤ apply for T ...
Page 8
Input/Output Logic Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V CLK duty cycle = 50%, DCS = ON, Internal 0.75V Reference. Typical values are for T ≤ ≤ All other ...
Page 9
Symbol Parameter CMOS OUTPUT MODE (Notes 12, 16) Maximum Clock Frequency Minimum Clock Frequency t Clock High Time Conversion Latency CONV t Output Delay of CLK to DATA OD t Data Output Setup Time(Note 16) SU ...
Page 10
Specification Definitions APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...
Page 11
Timing Diagrams FIGURE 1. LVDS Output Timing FIGURE 2. CMOS Output Timing 11 30082009 30082016 www.national.com ...
Page 12
Transfer Characteristic www.national.com FIGURE 3. Transfer Characteristic 12 30082010 ...
Page 13
Typical Performance Characteristics DNL, INL specifications apply: AGND = DRGND = 0V 25° DNL Unless otherwise specified, the following = +1.8V 200 MHz, 50% ...
Page 14
Typical Performance Characteristics AGND = DRGND = 0V MHz 25°C. A SNR, SINAD, SFDR vs. V SNR, SINAD, SFDR vs. Temperature SNR, SINAD, SFDR vs. Clock Duty Cycle, f www.national.com ...
Page 15
SNR, SINAD, SFDR vs. Ext. Reference Voltage SNR, SINAD, SFDR vs. Clock Frequency SNR, SINAD, SFDR vs. Ext. V Distortion vs. Ext. Reference Voltage 30082057 Distortion vs. Clock Frequency 30082059 Distortion vs. Ext 30082061 15 30082058 30082060 CM ...
Page 16
Spectral Response @ 10 MHz Input Spectral Response @ 170 MHz Input Total Power vs. Clock Frequency, f www.national.com Spectral Response @ 70 MHz Input 30082063 IMD, f 30082065 = 10 MHz IN 30082067 16 30082064 MHz, ...
Page 17
Functional Description Operating on a single +1.8V supply, the ADC10DV200 digi- tizes two differential analog input signals to 10 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The user ...
Page 18
− REF CM V − REF − REF CM V ...
Page 19
A 0.1 µF capacitor should be placed between V and V as close to the pins as pos sible. This configuration is shown ...
Page 20
www.national.com 20 ...
Page 21
POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 0.1 µF ca- pacitor and with a 100 pF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series ...
Page 22
... Physical Dimensions TOP View...............................SIDE View...............................BOTTOM View www.national.com inches (millimeters) unless otherwise noted 60-Lead LLP Package Ordering Numbers: ADC10DV200CISQ NS Package Number SQA60A 22 ...
Page 23
Notes 23 www.national.com ...
Page 24
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...