adv7322 Analog Devices, Inc., adv7322 Datasheet - Page 29

no-image

adv7322

Manufacturer Part Number
adv7322
Description
Multiformat 11-bit Hdtv Video Encoder
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
300
Part Number:
adv7322KSTZ
Manufacturer:
ADI
Quantity:
364
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD/PBF
Quantity:
704
Part Number:
adv7322KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Preliminary Technical Data
Table 10. Register 0x12
SR7–
SR0
0x12
Table 11. Registers 0x13 to 0x14
SR7–
SR0
0x13
0x14
1
2
Used in conjunction with HD_SYNC in Register 0x02, Bit 7 set to 1.
When set to 0, the Horizontal/Vertical counters automatically wrap around at the end of the Line/field/frame of the standard selected. When set to 1, the
Horizontal/Vertical counters are free running and wrap around when external sync signals indicate so.
Register
HD Mode
Register 4
HD Mode
Register 5
Register
HD Mode
Register
3
HD Y Delay with Respect
to Falling Edge of HSYNC
HD Color Delay with
Respect to Falling Edge of
HSYNC
HD CGMS
HD CGMS CRC
Bit Description
Bit Description
HD Cr/Cb Sequence
Reserved
Reserved
Sinc Filter on DAC D, E, F
Reserved
HD Chroma SSAF
HD Chroma Input
HD Double Buffering
HD Timing Reset
HD Hsync Generation
HD Vsync Generation
HD Blank Polarity
HD Macrovision for 525p
and 625p
Reserved
HD VSYNC /Field Input
Horizontal/Vertical
counters
2
1
1
Bit 7
0
1
Bit 7
0
1
0
1
Bit 6
0
1
0
1
1
Bit 6
0
Bit 5
0
0
0
0
1
Bit 5
0
1
0
Rev. PrA | Page 29 of 88
Bit 4
0
0
1
1
0
Bit 4
0
0
1
Bit 3
0
1
0
1
0
Bit 3
0
1
0
1
Bit 2
0
0
0
0
1
Bit 2
0
0
1
Bit 1
0
0
1
1
0
Bit 1
0
0
1
Bit 0
0
1
0
1
0
Bit 0
0
1
x
Register Setting
0 clk cycles
1 clk cycles
2 clk cycles
3 clk cycles
4 clk cycles
0 clk cycles
1 clk cycle
2 clk cycles
3 clk cycles
4 clk cycles
Disabled
Enabled
Disabled
Enabled
Register Setting
Cb after falling edge of HSYNC .
Cr after falling edge of HSYNC .
0 must be written to this bit.
0 must be written here
Disabled.
Enabled.
0 must be written to this bit.
Disabled.
Enabled.
4:4:4
4:2:2
Disabled.
Enabled.
A low-high-low transition
resets the internal HD timing
counters.
Signal duration on S_Hsync
same as ADV731x.
Signal duration on S_Hsync =
sync duration on embedded Y.
Field signal out on S_Vsync pin.
Vsync Signal. Duration = Vsync
on embedded Y.
BLANK active high.
BLANK active low.
Macrovision disabled.
Macrovision enabled.
0 must be written to these bits.
0 = field input.
1 = VSYNC input.
Update Horizontal/Vertical
counters.
Horizontal/Vertical counters
free running.
ADV7322
Reset
Values
0x00
Reset
Values
0x4C
0x00

Related parts for adv7322