adv7322 Analog Devices, Inc., adv7322 Datasheet - Page 54

no-image

adv7322

Manufacturer Part Number
adv7322
Description
Multiformat 11-bit Hdtv Video Encoder
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
300
Part Number:
adv7322KSTZ
Manufacturer:
ADI
Quantity:
364
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD/PBF
Quantity:
704
Part Number:
adv7322KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADV7322
PROGRAMMABLE DAC GAIN CONTROL
DACs A, B, and C are controlled by REG 0A.
DACs D, E, and F are controlled by REG 0B.
The I
down from its absolute level.
In case A, the video output signal is gained. The absolute level of
the sync tip and blanking level both increase with respect to the
reference video output signal. The overall gain of the signal is
increased from the reference signal.
In case B, the video output signal is reduced. The absolute level
of the sync tip and blanking level both decrease with respect to
the reference video output signal. The overall gain of the signal
is reduced from the reference signal.
The range of this feature is specified for ±7.5% of the nominal
output from the DACs. For example, if the output current of the
DAC is 4.33 mA, the DAC tune feature can change this output
current from 4.008 mA (−7.5%) to 4.658 mA (+7.5%).
The reset value of the vid_out_ctrl registers is 0x00; therefore,
nominal DAC current is output. The following table is an
example of how the output current of the DACs varies for a
nominal 4.33 mA output current.
CASE A
GAIN PROGRAMMED IN DAC OUTPUT LEVEL
REGISTERS, SUBADDRESS 0x0A, 0x0B
700mV
300mV
CASE B
700mV
300mV
Figure 69. Programmable DAC Gain—Positive and Negative Gain
2
C control registers will adjust the output signal gain up or
NEGATIVE GAIN PROGRAMMED IN
DAC OUTPUT LEVEL REGISTERS,
SUBADDRESS 0x0A, 0x0B
Rev. PrA | Page 54 of 88
Table 33. DAC Gain Control
Reg 0x0A or
0x0B
0100 0000 (0x40)
0011 1111 (0x3F)
0011 1110 (0x3E)
...
...
0000 0010 (0x02)
0000 0001 (0x01)
0000 0000 (0x00)
1111 1111 (0xFF)
1111 1110 (0xFE)
...
...
1100 0010 (0xC2)
1100 0001 (0xC1)
1100 0000 (0xC0)
GAMMA CORRECTION
[Subaddresses 0x24 to 0x37 for HD,
Subaddresses 0x66 to 0x79 for SD]
Gamma correction is available for SD and HD video. For each
standard, there are twenty 8-bit-wide registers. They are used to
program the gamma correction curves A and B. HD gamma
curve A is programmed at Addresses 0x24 to 0x2D, and HD
gamma curve B is programmed at 0x2E to 0x7. SD gamma
curve A is programmed at Addresses 0x66 to 0x6F, and SD
gamma curve B is programmed at Addresses 0x70 to 0x79.
Generally gamma correction is applied to compensate for the
nonlinear relationship between signal input and brightness level
output (as perceived on the CRT). It can also be applied
wherever nonlinear processing is used.
Gamma correction uses the function
where γ = gamma power factor.
Gamma correction is performed on the luma data only. The
user may choose either of two curves, curve A or curve B. At
any one time, only one of these curves can be used.
The response of the curve is programmed at 10 predefined
locations. In changing the values at these locations, the gamma
curve can be modified. Between these points, linear
interpolation is used to generate intermediate values.
Considering the curve to have a total length of 256 points, the
10 locations are at 24, 32, 48, 64, 80, 96, 128, 160, 192, and 224.
Locations 0, 16, 240, and 255 are fixed and cannot be changed.
Signal
OUT
Signal
DAC
Current
(mA)
4.658
4.653
4.648
...
...
4.43
4.38
4.33
4.25
4.23
...
...
4.018
4.013
4.008
Preliminary Technical Data
IN
J
% Gain
7.5000%
7.3820%
7.3640%
...
...
0.0360%
0.0180%
0.0000%
−0.0180%
−0.0360%
...
...
−7.3640%
−7.3820%
−7.5000%
Note
(I
Nominal)
2
C Reset Value,

Related parts for adv7322