adm6993 Infineon Technologies Corporation, adm6993 Datasheet - Page 14

no-image

adm6993

Manufacturer Part Number
adm6993
Description
Adm6993/x Hdlc To Fast Ethernet Converter
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM6993
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
ADM6993
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
adm6993F
Manufacturer:
ADM
Quantity:
1 831
Part Number:
adm6993F
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
adm6993FX-AD-T-1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
adm6993X-AD-T-1
Manufacturer:
NVIDIA
Quantity:
12
Part Number:
adm6993X-AD-T-1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Table 6
Pin or Ball No. Name
56
55
54
53
59
Data Sheet
Port 1 Alternative MII Port Interface (17 Pins)
P1TXD0/CHIPID
_0
P1TXD1/CHIPID
_1
P1TXD2/P1BUS
MD0
P1TXD3/P1BUS
MD1
P1TXEN
IDLE_MODE
Pin
Type
I/O
I/O
I/O
I/O
O
Buffer
Type
TTL, PD,
8mA
TTL, PD,
8mA
TTL, PU,
8mA
TTL, PU,
8mA
TTL, PD,
8mA
14
Function
Port 1 MII Transmit Data bit 0/Chip ID Bit 0
During power on reset, value will be latched by
ADM6993/X at the rising edge of RESETL as
CHIPID_0.This pin will become P1RXD0 if
P1BUSMD[1:0] is 11. Synchronous to the rising edge of
TXCLK.
Port 1 MII Transmit Data bit 1/Chip ID Bit 1
During power on reset, value will be latched by
ADM6993/X at the rising edge of RESETL as
CHIPID_1.This pin will become P1RXD1 if
P1BUSMD[1:0] is 11. Synchronous to the rising edge of
TXCLK.
Port 1 MII Transmit Data bit 2/ Port 1 Bus Mode bit 0
During power on reset, value will be latched by
ADM6993/X at the rising edge of RESETL as
P1BUSMD0.This pin will become P1RXD2 if
P1BUSMD[1:0] is 11. Synchronous to the rising edge of
TXCLK.
P1BUSMD[1:0] Interface
00
01
10
11
Port 1 MII Transmit Data bit 3/ Port 1 Bus Mode bit 1
During power on reset, value will be latched by
ADM6993/X at the rising edge of RESETL as
P1BUSMD1.This pin will become P1RXD3 if
P1BUSMD[1:0] is 11. Synchronous to the rising edge of
TXCLK.
P1BUSMD[1:0] Interface
00
01
10
11
Port 1 MII Transmit Enable
This pin will become P1RXDV if P1BUSMD[1:0] is 11.
Synchronous to the rising edge of TXCLK
IDEL_MODE
During power on reset, value will be latched by
ADM6993/X at the rising edge of RESETL as HDLC
IDLE frame control mode.
IDLE_MODE IDLE Pattern
0
1
B
B
B
B
B
B
B
B
B
B
, MII (Power Down TX Phy)
, RMII (Power Down TX Phy)
, GPSI (Power Down TX Phy)
, TP/FX (default)
, MII (Power Down TX Phy)
, RMII (Power Down TX Phy)
, GPSI (Power Down TX Phy)
, TP/FX (default)
,
,
FF
7E
H
H
(Default)
Interface Description
Rev 1.11, 2005-11-28
ADM6993/X

Related parts for adm6993