cn8237 Mindspeed Technologies, cn8237 Datasheet - Page 68

no-image

cn8237

Manufacturer Part Number
cn8237
Description
Atm Oc-12 Servicesar Plus With Xbr Traffic Management
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cn8237EBGB
Manufacturer:
CONX
Quantity:
260
Part Number:
cn8237EBGB
Manufacturer:
CONEXANT
Quantity:
246
Part Number:
cn8237EBGB
Manufacturer:
MINDSPEED
Quantity:
20 000
Part Number:
cn8237EBGB/28237G-12
Manufacturer:
MINDSPEED
Quantity:
20 000
2.0 Architecture Overview
2.10 Logic Diagram and Pin Descriptions
Table 2-1. Hardware Signal Definitions (5 of 6)
2-34
RDATA[31:0]
SDATA[31:0]
RADDR[19:0]
SADDR[19:0]
RCS[3:0]*
SCS[3:0]*
RRNW
SRNW
RCLK[1:0]
SCLK[1:0]
RBW[3:0]*
SBW[3:0]*
CLK264P
CLK264N
PLLBYPASS
CLKD3
STAT[3:0]
GPI
SCHREF
Pin Label
Memory Data Bus
Memory Data Bus
Memory Address Bus
Memory Address Bus
Memory Bank Chip
Selects
Memory Bank Chip
Selects
RSM read not write
SEG read not write
RSM synch SRAM
clocks
SEG synch SRAM
clocks
RSM byte writes
SEG byte writes
264 MHz Clock
(Reserved)
PLL BYPASS
Divide by 2/3 Clock
Output
SAR Status
General Purpose Input
Scheduler Reference
Signal Name
Mindspeed Technologies
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
ATM OC-12 ServiceSAR Plus with xBR Traffic Management
(1)
RSM memory data I/O bus. Used for memory reads
and writes.
SEG memory data I/O bus. Used for memory reads
and writes.
RSM address bus. Used for RSM memory reads
and writes.
SEG address bus. Used for SEG memory reads
and writes.
Selects one of four addressable banks of RSM
SRAM memory.
Selects one of four addressable banks of SEG
SRAM memory.
RSM read/write control line to synchronous SRAM.
SEG read/write control line to synchronous SRAM.
RSM memory clock to synchronous SRAM.
SEG memory clock to synchronous SRAM.
RSM byte write control line to synchronous SRAM.
SEG byte write control line to synchronous SRAM.
External clock input, for testability.
When set high, external clock (CLK264P) is used
by SAR.
This output clock is a 50% duty cycle, two-thirds
divide of RCLK0; it can be used for the UTOPIA
interface clock.
CN8237 internal status outputs. Internal status
controlled by the STAT_MODE[4:0] field in the
CONFIG0 Register.
User-defined general purpose input. This value is
reflected in HOST_ISTAT0 bit 31, GPI.
External Scheduler Reference Clock. If not used,
must be grounded.
Definition
28237-DSH-001-C
CN8237

Related parts for cn8237