CY8C201A0_12 CYPRESS [Cypress Semiconductor], CY8C201A0_12 Datasheet - Page 10

no-image

CY8C201A0_12

Manufacturer Part Number
CY8C201A0_12
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
Registers
Register Map
Document Number: 001-54607 Rev. *G
INPUT_PORT0
INPUT_PORT1
STATUS_POR0
STATUS_POR1
OUTPUT_PORT0
OUTPUT_PORT1
CS_ENABL0
CS_ENABLE
GPIO_ENABLE0
GPIO_ENABLE1
INVERSION_MASK0
INVERSION_MASK1
INT_MASK0
INT_MASK1
STATUS_HOLD_MSK0
STATUS_HOLD_MSK1
DM_PULL_UP0
DM_STRONG0
DM_HIGHZ0
DM_OD_LOW0
DM_PULL_UP1
DM_STRONG1
DM_HIGHZ1
DM_OD_LOW1
OP_SEL_00
OPR1_PRT0_00
OPR1_PRT1_00
OPR2_PRT0_00
OPR2_PRT1_00
OP_SEL_01
OPR1_PRT0_01
OPR1_PRT1_01
Notes
9. These registers are writable only after entering into setup mode. All the other registers available for read and write in Normal and in Setup mode.
10. All the Ack times specified are max values with all buttons enabled and filer enabled with maximum order.
11. The registers 0x18–0x1B, 0x76, and 0x7D are reserved.
Name
Register
Address
(in Hex)
1A
1B
18
19
0A
0B
0C
0D
0E
1C
1D
1E
00
01
02
03
04
05
06
07
08
09
0F
10
12
13
14
15
16
17
1F
20
21
22
23
11
[11]
[11]
[11]
[11]
Access
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
W
W
R
R
R
R
Writable Only in
SETUP Mode
YES
YES
YES
YES
YES
YES
YES
YES
YES
YES
YES
YES
YES
YES
[9]
Values of Registers
Factory Default
(in Hex)
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
1F
1F
Time in Normal
Mode (ms)
I2C Max ACK
0.12
0.12
0.12
0.12
0.12
0.12
0.12
0.12
0.11
0.11
0.11
0.11
0.1
0.1
0.1
0.1
0.1
0.1
[10]
CY8C201A0
Mode (ms)
Time in Setup
I2C Max ACK
Page 10 of 38
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
11
[10]

Related parts for CY8C201A0_12