MCIMX6U6AVM08AB Freescale Semiconductor, MCIMX6U6AVM08AB Datasheet - Page 100

• Manufacturer Part Number: MCIMX6U6AVM08AB
• Description: Processors - Application Specialized i.MX6 DualLite
• Manufacturer: Freescale Semiconductor
• Type: Automotive and Infotainment Processorsr

Specifications of MCIMX6U6AVM08AB

• Rohs: yes
• Core: ARM Cortex A9
• Processor Series: i.MX6
• Data Bus Width: 64 bit
• Maximum Clock Frequency: 800 MHz
• Instruction / Data Cache Memory: 32 KB
• Data Ram Size: 128 KB
• Data Rom Size: 96 KB
• Operating Supply Voltage: 1.5 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Package / Case: BGA 2240
• Interface Type: I2S, SSI, AC97, ESAI, UARTS, eCSPI, I2C, Ethernet, PWM, SJC, GPIO, KPP, SPDIF
• Memory Type: DDR3
• Minimum Operating Temperature: - 40 C
• Number Of Timers: 2

1
2
3
4
5
6
7
8
Electrical Characteristics
4.11.10.1 IPU Sensor Interface Signal Mapping
The IPU supports a number of sensor input formats.
Pins used for various supported interface formats.
100
CSIx_DAT0
CSIx_DAT1
CSIx_DAT2
CSIx_DAT3
CSIx_DAT4
CSIx_DAT5
CSIx_DAT6
CSIx_DAT7
CSIx_DAT8
CSIx_DAT9
CSIx_DAT10
CSIx_DAT11
CSIx_DAT12
CSIx_DAT13
CSIx_DAT14
CSIx_DAT15
CSIx_DAT16
CSIx_DAT17
CSIx_DAT18
CSIx_DAT19
CSIx stands for CSI1 or CSI2
The MSB bits are duplicated on LSB bits implementing color extension
The two MSB bits are duplicated on LSB bits implementing color extension
YCbCr, 8 bits—Supported within the BT.656 protocol (sync embedded within the data stream).
RGB 16 bits— Supported in two ways: (1) As a “generic data” input, with no on-the-fly processing; (2) With on-the-fly
processing, but only under some restrictions on the control protocol.
YCbCr 16 bits— Supported as a “generic-data” input, with no on-the-fly processing.
YCbCr 16 bits— Supported as a sub-case of the YCbCr, 20 bits, under the same conditions (BT.1120 protocol).
YCbCr, 20 bits, supported only within the BT.1120 protocol (syncs embedded within the data stream).
Name
Signal
1
G[0], R[2]
G[1], R[3]
G[2], R[4]
B[0], G[3]
B[1], G[4]
B[2], G[5]
B[3], R[0]
B[4], R[1]
RGB565
2 cycles
8 bits
Table 69. Camera Input Signal Cross Reference, Format, and Bits Per Cycle
i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 1
—
—
—
—
—
—
—
—
—
—
—
—
R[2],G[4],B[2]
R[3],G[5],B[3]
R[4],G[0],B[4]
R[0],G[1],B[0]
R[1],G[2],B[1]
R[2],G[3],B[2]
R[3],G[4],B[3]
R[4],G[5],B[4]
RGB565
3 cycles
8 bits
—
—
—
—
—
—
—
—
—
—
—
—
2
RGB666
3 cycles
R/G/B[4]
R/G/B[5]
R/G/B[0]
R/G/B[1]
R/G/B[2]
R/G/B[3]
R/G/B[4]
R/G/B[5]
8 bits
—
—
—
—
—
—
—
—
—
—
—
—
3
RGB888
3 cycles
R/G/B[0]
R/G/B[1]
R/G/B[2]
R/G/B[3]
R/G/B[4]
R/G/B[5]
R/G/B[6]
R/G/B[7]
8 bits
—
—
—
—
—
—
—
—
—
—
—
—
Table 69
2 cycles
YCbCr
Y/C[0]
Y/C[1]
Y/C[2]
Y/C[3]
Y/C[4]
Y/C[5]
Y/C[6]
Y/C[7]
8 bits
—
—
—
—
—
—
—
—
—
—
—
—
defines the mapping of the Sensor Interface
4
RGB565
2 cycles
16 bits
G[0]
G[1]
G[2]
G[3]
G[4]
G[5]
B[0]
B[1]
B[2]
B[3]
B[4]
R[0]
R[1]
R[2]
R[3]
R[4]
—
—
—
—
5
YCbCr
1 cycle
16 bits
C[0]
C[1]
C[2]
C[3]
C[4]
C[5]
C[6]
C[7]
Y[0]
Y[1]
Y[2]
Y[3]
Y[4]
Y[5]
Y[6]
Y[7]
—
—
—
—
6
Freescale Semiconductor
YCbCr
1 cycle
16 bits
C[0]
C[1]
C[2]
C[3]
C[4]
C[5]
C[6]
C[7]
Y[0]
Y[1]
Y[2]
Y[3]
Y[4]
Y[5]
Y[6]
Y[7]
0
0
0
0
7
YCbCr
1 cycle
20 bits
C[0]
C[1]
C[2]
C[3]
C[4]
C[5]
C[6]
C[7]
C[8]
C[9]
Y[0]
Y[1]
Y[2]
Y[3]
Y[4]
Y[5]
Y[6]
Y[7]
Y[8]
Y[9]
8