EVAL-AD7677CBZ Analog Devices Inc, EVAL-AD7677CBZ Datasheet - Page 19

no-image

EVAL-AD7677CBZ

Manufacturer Part Number
EVAL-AD7677CBZ
Description
BOARD EVALUATION FOR AD7677
Manufacturer
Analog Devices Inc
Series
PulSAR®r
Datasheets

Specifications of EVAL-AD7677CBZ

Number Of Adc's
1
Number Of Bits
16
Sampling Rate (per Second)
1M
Data Interface
Serial, Parallel
Inputs Per Adc
1 Differential
Input Range
±VREF
Power (typ) @ Conditions
115mW @ 1MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD7677
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
The AD7677 is configured for the internal clock mode (EXT/INT
low) and acts, therefore, as the master device. The convert com-
mand can be generated by either an external low jitter oscillator
or, as shown, by a FLAG output of the ADSP-21065L, or by a
frame output TFS of one serial port of the ADSP-21065L that
can be used like a timer. The serial port on the ADSP-21065L is
configured for external clock (IRFS = 0), rising edge active
(CKRE = 1), external late framed sync signals (IRFS = 0, LAFS
= 1, RFSR = 1), and active high (LRFS = 0). The serial port of
the ADSP-21065L is configured by writing to its receive control
register (SRCTL)—see ADSP-2106x SHARC User’s Manual.
Because the serial port within the ADSP-21065L will be seeing
a discontinuous clock, an initial word reading has to be done
after the ADSP-21065L has been reset to ensure that the serial
port is properly synchronized to this clock during each following
data read operation.
APPLICATION HINTS
Layout
The AD7677 has very good immunity to noise on the power
supplies as can be seen in Figure 9. However, care should still
be taken with regard to grounding layout.
The printed circuit board that houses the AD7677 should be
designed so the analog and digital sections are separated and
confined to certain areas of the board. This facilitates the use of
ground planes that can be easily separated. Digital and analog
ground planes should be joined in only one place, preferably
underneath the AD7677, or at least as close as possible to the
AD7677. If the AD7677 is in a system where multiple devices
require analog to digital ground connections, the connection
should still be made at one point only, a star ground point
that should be established as close as possible to the AD7677.
It is recommended to avoid running digital lines under the device
as these will couple noise onto the die. The analog ground
REV. A
Figure 23. Interfacing to the ADSP-21065L Using the
Serial Master Mode
DVDD
SER/PAR
RDC/SDIN
RD
EXT/INT
CS
INVSYNC
INVSCLK
AD7677*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDOUT
CNVST
SYNC
SCLK
RFS
DR
RCLK
FLAG OR TFS
ADSP-21065L*
SHARC
–19–
plane should be allowed to run under the AD7677 to avoid
noise coupling. Fast switching signals like CNVST or clocks
should be shielded with digital ground to avoid radiating noise
to other sections of the board, and should never run near analog
signal paths. Crossover of digital and analog signals should be
avoided. Traces on different but close layers of the board should
run at right angles to each other. This will reduce the effect of
feedthrough through the board. The power supply lines to the
AD7677 should use as large a trace as possible to provide low
impedance paths and reduce the effect of glitches on the power
supply lines. Good decoupling is also important to lower the
supply’s impedance presented to the AD7677 and reduce the
magnitude of the supply spikes. Decoupling ceramic capacitors,
typically 100 nF, should be placed on each power supply’s pins,
AVDD, DVDD, and OVDD, close to and ideally right up against
these pins and their corresponding ground pins. Additionally,
low ESR 10 µF capacitors should be located in the vicinity of
the ADC to further reduce low frequency ripple.
The DVDD supply of the AD7677 can be either a separate
supply or come from the analog supply, AVDD, or from the
digital interface supply, OVDD. When the system digital supply
is noisy, or fast switching digital signals are present, it is recom-
mended if no separate supply available, to connect the DVDD
digital supply to the analog supply AVDD through an RC filter
as shown in Figure 5, and connect the system supply to the inter-
face digital supply OVDD and the remaining digital circuitry.
When DVDD is powered from the system supply, it is useful to
insert a bead to further reduce high-frequency spikes.
The AD7677 has four different ground pins; REFGND, AGND,
DGND, and OGND. REFGND senses the reference voltage
and should be a low impedance return to the reference because
it carries pulsed currents. AGND is the ground to which most
internal ADC analog signals are referenced. This ground must
be connected with the least resistance to the analog ground
plane. DGND must be tied to the analog or digital ground
plane depending on the configuration. OGND is connected to
the digital system ground.
The layout of the decoupling of the reference voltage is impor-
tant. The decoupling capacitor should be close to the ADC and
connected with short and large traces to minimize parasitic
inductances.
Evaluating the AD7677 Performance
A recommended layout for the AD7677 is outlined in the evalu-
ation board for the AD7677. The evaluation board package
includes a fully assembled and tested evaluation board, docu-
mentation, and software for controlling the board from a PC
via the Eval-Control BRD2.
AD7677

Related parts for EVAL-AD7677CBZ