SAK-C161CS-LF CA Infineon Technologies, SAK-C161CS-LF CA Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAK-C161CS-LF CA
Manufacturer Part Number
SAK-C161CS-LF CA
Description
IC MCU 16BIT 256KB TQFP-128-2
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAK-C161CS-LF_CA.pdf
(89 pages)
Specifications of SAK-C161CS-LF CA
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, I²C, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
93
Program Memory Type
ROMless
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
128-LFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Other names
K161CSLFCANP
K161CSLFCAXT
SAK-C161CS-LFCA
SAK-C161CS-LFCAINTR
SAK-C161CS-LFCATR
SAK-C161CS-LFCATR
SAKC161CSLFCAXT
SP000106869
K161CSLFCAXT
SAK-C161CS-LFCA
SAK-C161CS-LFCAINTR
SAK-C161CS-LFCATR
SAK-C161CS-LFCATR
SAKC161CSLFCAXT
SP000106869
The C161CS/JC/JI also provides an excellent mechanism to identify and to process
exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’.
Hardware traps cause immediate non-maskable system reaction which is similar to a
standard interrupt service (branching to a dedicated vector table location). The
occurence of a hardware trap is additionally signified by an individual bit in the trap flag
register (TFR). Except when another higher prioritized trap service is in progress, a
hardware trap will interrupt any actual program execution. In turn, hardware trap services
can normally not be interrupted by standard or PEC interrupts.
Table 4
time:
Table 4
Exception Condition
Reset Functions:
Class A Hardware Traps:
Class B Hardware Traps:
Access
Reserved
Software Traps
Data Sheet
Hardware Reset
Software Reset
W-dog Timer Overflow
Non-Maskable Interrupt
Stack Overflow
Stack Underflow
Undefined Opcode
Protected Instruction
Fault
Illegal Word Operand
Access
Illegal Instruction
Illegal External Bus
Access
TRAP Instruction
shows all of the possible exceptions or error conditions that can arise during run-
Hardware Trap Summary
Trap
Flag
–
NMI
STKOF
STKUF
UNDOPC
PRTFLT
ILLOPA
ILLINA
ILLBUS
–
–
Trap
Vector
RESET
RESET
RESET
NMITRAP
STOTRAP
STUTRAP
BTRAP
BTRAP
BTRAP
BTRAP
BTRAP
–
–
23
Vector
Location
00’0000
00’0000
00’0000
00’0008
00’0010
00’0018
00’0028
00’0028
00’0028
00’0028
00’0028
[2C
3C
Any
[00’0000
00’01FC
in steps
of 4
H
H
H
]
–
H
H
H
H
H
H
H
H
H
H
H
H
H
]
–
C161CS/JC/JI-32R
Trap
Number
00
00
00
02
04
06
0A
0A
0A
0A
0A
[0B
0F
Any
[00
7F
H
H
H
H
H
H
H
H
H
H
H
H
H
C161CS/JC/JI-L
H
H
]
]
–
–
V3.0, 2001-01
Trap
Priority
III
III
III
II
II
II
I
I
I
I
I
–
Current
CPU
Priority