ATMEGA645P-MUR Atmel, ATMEGA645P-MUR Datasheet - Page 298

• Manufacturer Part Number: ATMEGA645P-MUR
• Description: MCU AVR 64KB FLASH 16MHZ 64QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA645P-MUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI, UART/USART, USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 54
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-VFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

26.8
26.8.1
298
Serial Downloading
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/645
Serial Programming Pin Mapping
Table 26-13. Parallel Programming Characteristics, V
Notes:
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). After RESET is set low, the Programming Enable instruction needs to be executed first
before program/erase operations can be executed. NOTE, in
mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal
SPI interface.
Table 26-14. Pin Mapping Serial Programming
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
XLPH
PLXH
BVPH
PHPL
PLBX
WLBX
PLWL
BVWL
WLWH
WLRL
WLRH
WLRH_CE
XLOL
BVDV
OLDV
OHDZ
1. t
2. t
Symbol
MOSI
MISO
SCK
commands.
WLRH
WLRH_CE
Parameter
XTAL1 Low to PAGEL high
PAGEL low to XTAL1 high
BS1 Valid before PAGEL High
PAGEL Pulse Width High
BS1 Hold after PAGEL Low
BS2/1 Hold after WR Low
PAGEL Low to WR Low
BS1 Valid to WR Low
WR Pulse Width Low
WR Low to RDY/BSY Low
WR Low to RDY/BSY High
WR Low to RDY/BSY High for Chip Erase
XTAL1 Low to OE Low
BS1 Valid to DATA valid
OE Low to DATA Valid
OE High to DATA Tri-stated
is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits
is valid for the Chip Erase command.
Pins
PB2
PB1
PB3
(1)
(2)
CC
= 5V ± 10% (Continued)
I/O
O
I
I
Table 26-14 on page
Min
150
150
150
3.7
7.5
67
67
67
67
67
0
0
0
0
Typ
Serial Data out
Serial Data in
Description
Serial Clock
Max
250
250
250
4.5
8285B–AVR–03/11
1
9
298, the pin
Units
ms
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
μs
ns
ns
ns
ns