ST10R272LT6 STMicroelectronics, ST10R272LT6 Datasheet - Page 73

IC MCU 16BIT LV ROMLESS 100-TQFP

ST10R272LT6

Manufacturer Part Number
ST10R272LT6
Description
IC MCU 16BIT LV ROMLESS 100-TQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10R272LT6

Core Processor
ST10
Core Size
16-Bit
Speed
50MHz
Connectivity
EBI/EMI, SSP, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
77
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Processor Series
ST10R2x
Core
ST10
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SSP, USART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
77
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
16 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2045

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10R272LT6
Manufacturer:
CYPRESS
Quantity:
1 400
Part Number:
ST10R272LT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10R272LT6
Manufacturer:
ST
0
Part Number:
ST10R272LT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10R272LT6VJ022IWC
Manufacturer:
ST
0
Part Number:
ST10R272LT6VJ950YVK
Manufacturer:
ST
0
1
2
3
4
5
6
(Demux Bus)
RSTOUT
RD, WR
The ST10R272L is reset in its default state asynchronously with RSTIN. The internal
RAM content may be altered if an internal write access is in progress.
On power-up, RSTIN must be asserted t
Internal pullup devices are active on the PORT0 lines, so - input level is high if the respec-
tive pin is left open - or is low if the respective pin is connected to an external pulldown
device.
The ST10R272L starts execution here at address 00’0000h.
RSTOUT stays active until execution of the EINIT (end of initialization) instruction.
Activation of the IO pins is controlled by software
PORT0
Other IOs
Internal
RSTIN
Signal
PORT1
Reset
Figure 27 External asynchronous hardware reset (power-up reset): Vpp low
ALE
5)
6)
1)
t
77
3)
t
792)
ST10R272L - ELECTRICAL CHARACTERISTICS
79
after a stabilized CPU clock signal is available.
t
74
t
t
73
75
t
76
t
78
4)
73/77
1

Related parts for ST10R272LT6