R5F21346CNFP#U0 Renesas Electronics America, R5F21346CNFP#U0 Datasheet - Page 669

MCU 1KB FLASH 32K ROM 48-LQFP

R5F21346CNFP#U0

Manufacturer Part Number
R5F21346CNFP#U0
Description
MCU 1KB FLASH 32K ROM 48-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/3x/34Cr
Datasheet

Specifications of R5F21346CNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
43
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21346CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21346CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/34C Group
REJ09B0586-0100 Rev.1.00 Jan 13, 2010
Page 636 of 723
31.4.11 Software Commands
Table 31.5
WA: Write address
WD: Write data
BA: Any block address
BT: Starting block address
×:
Read array
Clear status register
Program
Block erase
Lock bit program
Read lock bit status
Block blank check
31.4.11.1 Read Array Command
31.4.11.2 Clear Status Register Command
The software commands are described below. Read or write commands and data in 8-bit units.
Do not input any command other than those listed in the table below.
The read array command is used to read the flash memory.
When FFh is written in the first bus cycle, the MCU enters read array mode. When the read address is input in
the following bus cycles, the content of the specified address can be read in 8-bit units.
Since read array mode remains until another command is written, the contents of multiple addresses can be read
continuously.
In addition, after a reset, the MCU enters read array mode after programming or block erasure or after entering
erase-suspend.
The clear status register command is used to set bits FST4 and FST5 in the FST register to 0.
When 50h is written in the first bus cycle, bits FST4 and FST5 in the FST register are set to 0.
Any address in the user ROM area
Command
Software Commands
Mode
Write
Write
Write
Write
Write
Write
Write
First Bus Cycle
Address
WA
BT
×
×
×
×
×
Data
FFh
50h
40h
20h
77h
71h
25h
Mode
Write
Write
Write
Write
Write
Second Bus Cycle
Address
WA
BA
BA
BT
BT
31. Flash Memory
Data
D0h
D0h
D0h
D0h
WD

Related parts for R5F21346CNFP#U0