DF2211CUNP24V Renesas Electronics America, DF2211CUNP24V Datasheet - Page 439

MCU 16BIT FLASH 3V 64K 64-QFN

DF2211CUNP24V

Manufacturer Part Number
DF2211CUNP24V
Description
MCU 16BIT FLASH 3V 64K 64-QFN
Manufacturer
Renesas Electronics America
Series
H8® H8S/2200r
Datasheet

Specifications of DF2211CUNP24V

Core Processor
H8S/2000
Core Size
16-Bit
Speed
24MHz
Connectivity
SCI, SmartCard, USB
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
37
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 6x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2211CUNP24V
Manufacturer:
Renesas Electronics America
Quantity:
135
Note:
12.3.8
SCMR is a register that selects the transfer format. In this LSI, Smart Card interface mode cannot
be specified.
Bit
1
0
Bit
7 to 4 —
3
2
1
0
Bit Name Initial Value R/W
MPB
MPBT
Bit Name Initial Value
DIR
INV
SMIF
1. The write value should always be 0 to clear the flag.
2. To clear the flag by the CPU on the HD6432210S, reread the flag after writing 0 to it.
Smart Card Mode Register (SCMR)
0
0
All 1
0
0
1
0
R
R/W
R/W
R/W
R/W
R/W
Multiprocessor Bit
This bit is not used in Smart Card interface mode.
Multiprocessor Bit Transfer
Write 0 to this bit in Smart Card interface mode.
Description
Reserved
These bits are always read as 1.
Data Transfer Direction
Selects the serial/parallel conversion format.
0: LSB-first in transfer
1: MSB-first in transfer
The bit setting is valid only when the transfer data format
is 8 bits.
Data Invert
Specifies inversion of the data logic level. The SINV bit
does not affect the logic level of the parity bit. To invert
the parity bit, invert the O/E bit in SMR.
0: TDR contents are transmitted as they are. Receive
1: TDR contents are inverted before being transmitted.
This bit is always read as 1.
Smart Card Interface Mode Select
When this bit is set to 1, smart card interface mode is
selected.
0: Normal asynchronous or clocked synchronous mode
1: Smart card interface mode
Description
Reserved
data is stored as it is in RDR
Receive data is stored in inverted form in RDR
Rev.7.00 Dec. 24, 2008 Page 383 of 698
REJ09B0074-0700

Related parts for DF2211CUNP24V