C8051F062-GQR Silicon Laboratories Inc, C8051F062-GQR Datasheet - Page 139

• Manufacturer Part Number: C8051F062-GQR
• Description: IC 8051 MCU 64K FLASH 100TQFP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F06xr

Specifications of C8051F062-GQR

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: CAN, EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 59
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 2x16b, 8x10b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• For Use With: 336-1214 - DEV KIT FOR F060/F062/F063
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Bits7-1:
Bit0:
Bits7-0:
R/W
R/W
Bit7
Bit7
-
Reserved.
SFRPGEN: SFR Automatic Page Control Enable.
Upon interrupt, the C8051 Core will vector to the specified interrupt service routine and
automatically switch the SFR page to the corresponding peripheral or function’s SFR page.
This bit is used to control this autopaging function.
0: SFR Automatic Paging disabled. C8051 core will not automatically change to the appro-
priate SFR page (i.e., the SFR page that contains the SFRs for the peripheral/function that
was the source of the interrupt).
1: SFR Automatic Paging enabled. Upon interrupt, the C8051 will switch the SFR page to
the page that contains the SFRs for the peripheral or function that is the source of the inter-
rupt.
SFR Page Bits: Byte Represents the SFR Page the C8051 MCU uses when reading or
modifying SFRs.
Write: Sets the SFR Page.
Read: Byte is the SFR page the C8051 MCU is using.
When enabled in the SFR Page Control Register (SFRPGCN), the C8051 will automatically
switch to the SFR Page that contains the SFRs of the corresponding peripheral/function that
caused the interrupt, and return to the previous SFR page upon return from interrupt (unless
SFR Stack was altered before a returning from the interrupt).
SFRPAGE is the top byte of the SFR Page Stack, and push/pop events of this stack are
caused by interrupts (and not by reading/writing to the SFRPAGE register)
R/W
R/W
Bit6
Bit6
-
Figure 13.9. SFRPGCN: SFR Page Control Register
R/W
R/W
Bit5
Bit5
Figure 13.10. SFRPAGE: SFR Page Register
-
R/W
R/W
Bit4
Bit4
-
Rev. 1.2
R/W
R/W
Bit3
Bit3
-
C8051F060/1/2/3/4/5/6/7
R/W
R/W
Bit2
Bit2
-
R/W
R/W
Bit1
Bit1
-
SFR Address:
SFR Address:
SFRPGEN
SFR Page:
SFR Page:
R/W
Bit0
R/W
Bit0
0x96
F
0x84
All Pages
Reset Value
00000001
Reset Value
00000000
139