HD64F2239FA16 Renesas Electronics America, HD64F2239FA16 Datasheet - Page 760

IC H8S MCU FLASH 384K 100-QFP

HD64F2239FA16

Manufacturer Part Number
HD64F2239FA16
Description
IC H8S MCU FLASH 384K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2200r
Datasheets

Specifications of HD64F2239FA16

Core Processor
H8S/2000
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
72
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2239FA16V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F2239FA16V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 17 A/D Converter
State of channel 0 (AN0)
State of channel 1 (AN1)
State of channel 2 (AN2)
State of channel 3 (AN3)
17.5.2
In scan mode, A/D conversion is to be performed sequentially on the specified channels (four
channels maximum). The operations are as follows.
1. When the ADST bit is set to 1 by software, TPU, timer conversion start trigger, or external
2. When A/D conversion for each channel is completed, the result is sequentially transferred to
3. When conversion of all the selected channels is completed, the ADF flag is set to 1. If the
4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is
Rev. 6.00 Mar. 18, 2010 Page 698 of 982
REJ09B0054-0600
trigger, input, A/D conversion starts on the first channel in the group (AN0 when CH2 = 0,
AN4 when CH2 = 1).
the A/D data register corresponding to each channel.
ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
Conversion of the first channel in the group starts again.
cleared to 0, A/D conversion stops and the A/D converter enters the wait state.
Figure 17.3 Example of A/D converter Operation (Single Mode, Channel 1 Selected)
ADIE
ADST
ADF
ADDRA
ADDRB
ADDRC
ADDRD
Note: *
Scan Mode
Vertical arrows indicate instructions executed by software.
A/D
conversion start
Idle
Idle
Idle
Idle
A/D conversion 1
Set*
Set*
A/D conversion result 1
Clear*
Idle
Read conversion result*
A/D conversion 2
Set*
Read conversion result*
A/D conversion result 2
Clear*
Idle

Related parts for HD64F2239FA16