AT90S8515A-8JI Atmel, AT90S8515A-8JI Datasheet - Page 41
![IC MCU 8K FLSH 8MHZ IT 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
AT90S8515A-8JI
Manufacturer Part Number
AT90S8515A-8JI
Description
IC MCU 8K FLSH 8MHZ IT 44PLCC
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheets
1.AT90S8515-4AC.pdf
(112 pages)
2.AT90S8515-4AC.pdf
(4 pages)
3.AT90S8515-4AC.pdf
(4 pages)
Specifications of AT90S8515A-8JI
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-
0841G–09/01
Figure 32. Effects on Unsynchronized OCR1 Latching
During the time between the write and the latch operation, a read from OCR1A or
OCR1B will read the contents of the temporary location. This means that the most
recently written value always will read out of OCR1A/B.
When the OCR1 contains $0000 or TOP, the output OC1A/OC1B is updated to low or
high on the next compare match according to the settings of COM1A1/COM1A0 or
COM1B1/COM1B0. This is shown in Table 13.
Note:
Table 13. PWM Outputs OCR1X = $0000 or TOP
Note:
In PWM mode, the Timer Overflow Flag1 (TOV1) is set when the counter advances from
$0000. Timer Overflow Interrupt1 operates exactly as in normal Timer/Counter mode,
i.e., it is executed when TOV1 is set, provided that Timer Overflow Interrupt1 and global
interrupts are enabled. This also applies to the Timer Output Compare1 flags and
interrupts.
Note: X = A or B
COM1X1
If the compare register contains TOP value and the prescaler is not in use (CS12..CS10
= 001), the PWM output will not produce any pulse at all, because up-counting and
down-counting values are reached simultaneously. When the prescaler is in use
(CS12..CS10 ≠ 001 or 000), the PWM output goes active when the counter reaches the
TOP value; but the down-counting compare match is not interpreted to be reached
before the next time the counter reaches the TOP value, making a one-period PWM
pulse.
X = A or B
1
1
1
1
Compare Value changes
Unsynchronized
Synchronized
Compare Value changes
COM1X0
0
0
1
1
OCR1X Latch
OCR1X Latch
OCR1X
$0000
$0000
TOP
TOP
Glitch
Counter Value
Compare Value
PWM Output OC1X
AT90S8515
Counter Value
Compare Value
PWM Output OC1X
Output OC1X
H
H
L
L
41